aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/achronix
Commit message (Collapse)AuthorAgeFilesLines
* Test fixes for latest iverilogMiodrag Milanovic2022-09-211-2/+1
|
* Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-084-4/+4
| | | | | | | | s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g;
* Blackbox all whiteboxes after synthesisgatecat2021-03-171-0/+1
| | | | | | | This prevents issues like processes in whiteboxes triggering an error in the JSON backend. Signed-off-by: gatecat <gatecat@ds0.me>
* achronix: Use dfflegalize.Marcelina Kościelnicka2020-07-141-1/+1
|
* Use C++11 final/override keywords.whitequark2020-06-181-4/+4
|
* Add force_downto and force_upto wire attributes.Marcelina Kościelnicka2020-05-192-0/+7
| | | | Fixes #2058.
* Get rid of dffsr2dff.Marcelina Kościelnicka2020-04-151-1/+0
| | | | | | This pass is a proper subset of opt_rmdff, which is called by opt, which is called by every synth flow in the coarse part. Thus, it never actually does anything and can be safely removed.
* Remove executable flag from filesMiodrag Milanovic2020-02-155-0/+0
|
* Update doc that "-retime" calls abc with "-dff -D 1"Eddie Hung2019-12-301-1/+1
|
* Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""Eddie Hung2019-12-301-2/+2
| | | | This reverts commit 6008bb7002f874e5c748eaa2050e7b6c17b32745.
* Reduce amount of trailing whitespace in code baseLarry Doolittle2019-02-281-3/+3
|
* Merge pull request #777 from mmicko/achronix_cell_sim_fixClifford Wolf2019-01-041-1/+1
|\ | | | | Fix cells_sim.v for Achronix FPGA
| * Fix cells_sim.v for Achronix FPGAMiodrag Milanovic2019-01-041-1/+1
| |
* | Unify usage of noflatten among architecturesMiodrag Milanovic2019-01-041-2/+2
|/
* Fix typographical and grammatical errors and inconsistencies.whitequark2019-01-022-9/+9
| | | | | | | | | | | | The initial list of hits was generated with the codespell command below, and each hit was evaluated and fixed manually while taking context into consideration. DIRS="kernel/ frontends/ backends/ passes/ techlibs/" DIRS="${DIRS} libs/ezsat/ libs/subcircuit" codespell $DIRS -S *.o -L upto,iff,thru,synopsys,uint More hits were found by looking through comments and strings manually.
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-4/+4
| | | | | | | | | o Not all derived methods were marked 'override', but it is a great feature of C++11 that we should make use of. o While at it: touched header files got a -*- c++ -*- for emacs to provide support for that language. o use YS_OVERRIDE for all override keywords (though we should probably use the plain keyword going forward now that C++11 is established)
* Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal ↵c60k282018-03-314-118/+55
| | | | value for the POWER_UP parameter. Fixed and tested Cyclone V device
* Squelch trailing whitespace, including meta-whitespaceLarry Doolittle2018-03-112-5/+5
|
* Organizing Speedster file namesdh732017-11-085-4/+4
|
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ↵dh732017-10-015-0/+474
M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 07:11:10 +0000