aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Expand)AuthorAgeFilesLines
...
* | | Remove delay targets docEddie Hung2019-12-301-9/+0
* | | write_xaiger to use scratchpad for stats; cleanup abc9Eddie Hung2019-12-301-173/+15
* | | Remove submod changesEddie Hung2019-12-301-99/+37
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-306-101/+1080
|\| |
| * | fixed invalid charMiodrag Milanovic2019-12-251-1/+1
| * | iopadmap: Emit tristate buffers with const OE for some edge cases.Marcin Kościelnicki2019-12-251-23/+68
| * | Minor nit fixesMarcin Kościelnicki2019-12-251-2/+2
| * | Fix OPMODE for PCIN->PCOUT cascades in xc6s, check B[01]REG tooEddie Hung2019-12-231-8/+18
| * | Fix CEA/CEB checkEddie Hung2019-12-231-2/+2
| * | Fix checking CE[AB] and for direct connectionsEddie Hung2019-12-231-18/+40
| * | Support unregistered cascades for A and B inputsEddie Hung2019-12-231-47/+74
| * | Add DSP48A* PCOUT -> PCIN cascade supportEddie Hung2019-12-231-10/+10
| * | xilinx_dsp: Initial DSP48A/DSP48A1 support.Marcin Kościelnicki2019-12-224-11/+886
* | | Add "synth_xilinx -dff" option, cleanup abc9Eddie Hung2019-12-301-49/+19
* | | GrammarEddie Hung2019-12-301-1/+1
* | | Disable clock domain partitioning in Yosys pass, let ABC do itEddie Hung2019-12-231-6/+22
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-202-20/+19
|\| |
| * | Merge pull request #1585 from YosysHQ/eddie/fix_abc9_lutEddie Hung2019-12-201-19/+18
| |\ \
| | * | Interpret "abc9 -lut" as lut string only if [0-9:]Eddie Hung2019-12-181-19/+18
| * | | Merge pull request #1581 from YosysHQ/clifford/fix1565Eddie Hung2019-12-191-1/+1
| |\ \ \ | | |/ / | |/| |
| | * | Fix sim for assignments with lhs<rhs size, fixes #1565Clifford Wolf2019-12-171-1/+1
* | | | Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_tEddie Hung2019-12-191-5/+5
* | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-195-4/+245
|\| | |
| * | | Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-12-183-2/+147
| |\ \ \
| | * \ \ Merge pull request #1572 from nakengelhardt/scratchpad_passEddie Hung2019-12-182-0/+131
| | |\ \ \
| | | * | | use extra_argsN. Engelhardt2019-12-181-1/+1
| | | * | | add assert option to scratchpad commandN. Engelhardt2019-12-161-5/+44
| | | * | | add periods and newlines to help messageN. Engelhardt2019-12-131-5/+5
| | | * | | add test and make help message more verboseN. Engelhardt2019-12-121-1/+6
| | | * | | add a command to read/modify scratchpad contentsN. Engelhardt2019-12-122-0/+87
| | | | |/ | | | |/|
| | * | | xilinx: Add xilinx_dffopt pass (#1557)Marcin Kościelnicki2019-12-181-2/+16
| | | |/ | | |/|
| * / | CleanupEddie Hung2019-12-171-11/+7
| |/ /
| * | Enforce non-existenceEddie Hung2019-12-161-0/+4
| * | Update docEddie Hung2019-12-161-4/+6
| * | More sloppiness, thanks @dh73 for spottingEddie Hung2019-12-161-4/+4
| * | OopsEddie Hung2019-12-161-4/+1
| * | Implement 'attributes' grammarEddie Hung2019-12-161-80/+88
| * | Merge branch 'diego/memattr' of https://github.com/dh73/yosys into diego/memattrEddie Hung2019-12-161-1/+90
| |\ \
| | * | Fixing compiler warning/issues. Moving test script to the correct placeDiego H2019-12-161-8/+8
| | * | Merging attribute rules into a single match block; Adding testsDiego H2019-12-151-68/+80
| | * | Refactoring memory attribute matching based on IEEE 1364.1 and Tool specificDiego H2019-12-131-0/+77
| | |/
| * / Fix opt_expr.eqneq.cmpzero debug printAlyssa Milburn2019-12-151-1/+1
| |/
* | Remove &verify -sEddie Hung2019-12-171-1/+1
* | Use pool<> instead of std::set<> to preserver orderingEddie Hung2019-12-171-6/+6
* | Put $__ABC9_{FF_,ASYNC} into same clock domain as abc9_flopEddie Hung2019-12-161-5/+27
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-121-8/+67
|\|
| * Merge pull request #1545 from YosysHQ/eddie/ice40_wrapcarry_attrEddie Hung2019-12-091-8/+67
| |\
| | * ice40_wrapcarry -unwrap to preserve 'src' attributeEddie Hung2019-12-091-1/+9
| | * -unwrap to create $lut not SB_LUT4 for opt_lutEddie Hung2019-12-091-7/+5
| | * Sensitive to direct inst of $__ICE40_CARRY_WRAPPER; recreate SB_LUT4Eddie Hung2019-12-091-7/+11
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-02 11:27:25 +0000