Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | tribuf: `-formal` option: convert all to logic and detect conflicts | Jannis Harder | 2022-04-12 | 1 | -3/+46 | |
| | | | ||||||
* | | | Match $anyseq input if connected to public wire | Miodrag Milanovic | 2022-04-22 | 1 | -6/+12 | |
| | | | ||||||
* | | | Treat $anyseq as input from FST | Miodrag Milanovic | 2022-04-22 | 1 | -0/+21 | |
| | | | ||||||
* | | | Last sample from input does not represent change | Miodrag Milanovic | 2022-04-22 | 1 | -1/+2 | |
| | | | ||||||
* | | | latches are always set to zero | Miodrag Milanovic | 2022-04-22 | 1 | -6/+1 | |
| | | | ||||||
* | | | If not multiclock, output only on clock edges | Miodrag Milanovic | 2022-04-22 | 1 | -0/+18 | |
| | | | ||||||
* | | | Set init state for all wires from FST and set past | Miodrag Milanovic | 2022-04-22 | 1 | -13/+12 | |
| | | | ||||||
* | | | Fix multiclock for btor2 witness | Miodrag Milanovic | 2022-04-22 | 1 | -5/+9 | |
| | | | ||||||
* | | | Merge pull request #3280 from YosysHQ/micko/fix_readaiw | Miodrag Milanović | 2022-04-18 | 1 | -2/+2 | |
|\ \ \ | | | | | | | | | Fix reading aiw from other solvers | |||||
| * | | | Fix reading aiw from other solvers | Miodrag Milanovic | 2022-04-15 | 1 | -2/+2 | |
| |/ / | ||||||
* | | | memory_share: Fix up mismatched address widths. | Marcelina Kościelnicka | 2022-04-15 | 1 | -0/+14 | |
| | | | ||||||
* | | | opt_dff: Fix behavior on $ff with D == Q. | Marcelina Kościelnicka | 2022-04-15 | 1 | -1/+1 | |
|/ / | ||||||
* | | Use wrap_async_control_gate if ff is fine | Miodrag Milanovic | 2022-04-08 | 1 | -9/+11 | |
| | | ||||||
* | | Makefile: properly conditionalize features requiring compression. | Iris Johnson | 2022-04-07 | 1 | -0/+2 | |
| | | ||||||
* | | Merge pull request #3269 from YosysHQ/micko/fix_autotop | Catherine | 2022-04-07 | 1 | -13/+13 | |
|\ \ | | | | | | | Reorder steps in -auto-top to fix synth command, fixes #3261 | |||||
| * | | Reorder steps in -auto-top to fix synth command, fixes #3261 | Miodrag Milanovic | 2022-04-05 | 1 | -13/+13 | |
| | | | ||||||
* | | | abc: Add support for FFs with reset in -dff | Marcelina Kościelnicka | 2022-04-07 | 1 | -90/+229 | |
|/ / | ||||||
* | | show: Fix width labels. | Marcelina Kościelnicka | 2022-04-04 | 1 | -23/+18 | |
| | | | | | | | | See #3266. | |||||
* | | past_ad initial value setting | Miodrag Milanovic | 2022-04-02 | 1 | -0/+3 | |
| | | ||||||
* | | setInitState can be only one altering values | Miodrag Milanovic | 2022-04-02 | 1 | -4/+6 | |
| | | ||||||
* | | Set past_d value for init state | Miodrag Milanovic | 2022-04-02 | 1 | -0/+2 | |
| | | ||||||
* | | Merge pull request #3264 from jix/invalid_ff_dcinit_merge | Jannis Harder | 2022-04-02 | 2 | -2/+21 | |
|\ \ | | | | | | | opt_merge: Add `-keepdc` option required for formal verification | |||||
| * | | opt_merge: Add `-keepdc` option required for formal verification | Jannis Harder | 2022-04-01 | 2 | -2/+21 | |
| | | | | | | | | | | | | | | | | | | | | | | | | The `-keepdc` option prevents merging flipflops with dont-care bits in their initial value, as, in general, this is not a valid transform for formal verification. The keepdc option of `opt` is passed along to `opt_merge` now. | |||||
* | | | Set init values for wrapped async control signals | Miodrag Milanovic | 2022-04-01 | 1 | -0/+2 | |
|/ / | ||||||
* | | Support memories in aiw and multiclock | Miodrag Milanovic | 2022-03-31 | 1 | -16/+86 | |
| | | ||||||
* | | Merge pull request #3194 from Ravenslofty/abc9-flow3mfs | Lofty | 2022-03-28 | 1 | -1/+7 | |
|\ \ | | | | | | | abc9: add flow3mfs script | |||||
| * | | abc9: add flow3mfs script | Lofty | 2022-02-10 | 1 | -1/+7 | |
| |/ | ||||||
* | | abc9_ops: Also derive blackboxes with timing info | gatecat | 2022-03-24 | 1 | -5/+10 | |
| | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me> | |||||
* | | Proper SigBit forming in sim | Miodrag Milanovic | 2022-03-22 | 1 | -4/+4 | |
| | | ||||||
* | | Proper SigBit forming in sim | Miodrag Milanovic | 2022-03-22 | 1 | -4/+4 | |
| | | ||||||
* | | More verbose warnings | Miodrag Milanovic | 2022-03-18 | 1 | -5/+7 | |
| | | ||||||
* | | Recognize registers and set initial state for them in tb | Miodrag Milanovic | 2022-03-16 | 1 | -6/+32 | |
| | | ||||||
* | | Update sim help message. | Miodrag Milanovic | 2022-03-16 | 1 | -1/+2 | |
| | | ||||||
* | | Merge pull request #3232 from YosysHQ/micko/fst2tb | Miodrag Milanović | 2022-03-14 | 1 | -0/+319 | |
|\ \ | | | | | | | Added fst2tb pass for generating testbench | |||||
| * | | Added fst2tb pass for generating testbench | Miodrag Milanovic | 2022-03-14 | 1 | -0/+319 | |
| | | | ||||||
* | | | Merge pull request #3213 from antonblanchard/abc-typo | Claire Xen | 2022-03-14 | 1 | -2/+2 | |
|\ \ \ | |/ / |/| | | abc: Fix {I} and {P} substitution | |||||
| * | | abc: Fix {I} and {P} substitution | Anton Blanchard | 2022-02-23 | 1 | -2/+2 | |
| | | | | | | | | | | | | We were searching for {D} after the first match of {I} or {P}. | |||||
* | | | Merge pull request #3229 from YosysHQ/micko/sim_date | Miodrag Milanović | 2022-03-11 | 1 | -7/+20 | |
|\ \ \ | | | | | | | | | Add date parameter to enable full date/time and version info | |||||
| * | | | Add date parameter to enable full date/time and version info | Miodrag Milanovic | 2022-03-11 | 1 | -7/+20 | |
| | | | | ||||||
* | | | | Add "sim -q" option | Claire Xenia Wolf | 2022-03-11 | 1 | -8/+19 | |
|/ / / | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | | | Small fix in "sim" help message | Claire Xenia Wolf | 2022-03-11 | 1 | -1/+1 | |
| | | | | | | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net> | |||||
* | | | FstData already do conversion to VCD | Miodrag Milanovic | 2022-03-11 | 1 | -1/+2 | |
| | | | ||||||
* | | | Support cell name in btor witness file | Miodrag Milanovic | 2022-03-11 | 1 | -5/+14 | |
| | | | ||||||
* | | | Proper write of memory data | Miodrag Milanovic | 2022-03-11 | 1 | -14/+13 | |
| | | | ||||||
* | | | Start work on memory init | Miodrag Milanovic | 2022-03-09 | 1 | -9/+34 | |
| | | | ||||||
* | | | Fixes and error check | Miodrag Milanovic | 2022-03-09 | 1 | -1/+5 | |
| | | | ||||||
* | | | cleanup | Miodrag Milanovic | 2022-03-07 | 1 | -1/+2 | |
| | | | ||||||
* | | | Error checks for aiger witness | Miodrag Milanovic | 2022-03-07 | 1 | -0/+7 | |
| | | | ||||||
* | | | btor2 witness co-simulation | Miodrag Milanovic | 2022-03-07 | 1 | -8/+123 | |
| | | | ||||||
* | | | Merge pull request #3219 from YosysHQ/micko/quick_vcd | Miodrag Milanović | 2022-03-04 | 1 | -0/+1 | |
|\ \ \ | | | | | | | | | VCD reader support by using external tool |