| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-12-20 | 1 | -19/+18 |
| |\ |
|
| | * | Interpret "abc9 -lut" as lut string only if [0-9:] | Eddie Hung | 2019-12-18 | 1 | -19/+18 |
| * | | Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_t | Eddie Hung | 2019-12-19 | 1 | -5/+5 |
| * | | Remove &verify -s | Eddie Hung | 2019-12-17 | 1 | -1/+1 |
| * | | Use pool<> instead of std::set<> to preserver ordering | Eddie Hung | 2019-12-17 | 1 | -6/+6 |
| * | | Put $__ABC9_{FF_,ASYNC} into same clock domain as abc9_flop | Eddie Hung | 2019-12-16 | 1 | -5/+27 |
| * | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-12-06 | 2 | -175/+137 |
| |\| |
|
| | * | iopadmap: Refactor and fix tristate buffer mapping. (#1527) | Marcin Kościelnicki | 2019-12-04 | 1 | -146/+97 |
| | * | abc9: Fix breaking of SCCs | David Shah | 2019-12-01 | 1 | -29/+40 |
| * | | Call abc9 with "&write -n", and parse_xaiger() to cope | Eddie Hung | 2019-12-06 | 1 | -2/+2 |
| * | | Fix abc9 re-integration, remove abc9_control_wire, use cell->type as | Eddie Hung | 2019-12-06 | 1 | -39/+15 |
| * | | abc9 to do clock partitioning again | Eddie Hung | 2019-12-05 | 1 | -37/+144 |
| * | | Add assertion | Eddie Hung | 2019-12-03 | 1 | -0/+1 |
| * | | Add abc9_init wire, attach to abc9_flop cell | Eddie Hung | 2019-12-03 | 1 | -2/+12 |
| * | | Cleanup | Eddie Hung | 2019-12-01 | 1 | -3/+2 |
| * | | Fix debug | Eddie Hung | 2019-11-25 | 1 | -3/+3 |
| * | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-25 | 1 | -0/+41 |
| |\| |
|
| | * | clkbufmap: Add support for inverters in clock path. | Marcin Kościelnicki | 2019-11-25 | 1 | -0/+41 |
| * | | abc9 to contain time call | Eddie Hung | 2019-11-25 | 1 | -1/+1 |
| * | | abc9 to no longer to clock partitioning, operate on whole modules only | Eddie Hung | 2019-11-25 | 1 | -139/+32 |
| * | | Conditioning abc9 on POs not accurate due to cells | Eddie Hung | 2019-11-23 | 1 | -15/+6 |
| * | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 2 | -270/+0 |
| |\ \ |
|
| | * | | Move clkpart into passes/hierarchy | Eddie Hung | 2019-11-22 | 2 | -270/+0 |
| * | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -8/+9 |
| |\| | |
|
| | * | | Only action if there is more than one clock domain | Eddie Hung | 2019-11-22 | 1 | -7/+8 |
| | * | | Replace TODO | Eddie Hung | 2019-11-22 | 1 | -1/+1 |
| * | | | Merge branch 'eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 2 | -1/+2 |
| |\| | |
|
| | * | | Brackets | Eddie Hung | 2019-11-22 | 1 | -1/+1 |
| | * | | Entry in Makefile.inc | Eddie Hung | 2019-11-22 | 1 | -0/+1 |
| * | | | Merge branch 'eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -0/+268 |
| |\| | |
|
| | * | | New 'clkpart' to {,un}partition design according to clock/enable | Eddie Hung | 2019-11-22 | 1 | -0/+268 |
| | |/ |
|
| * | | When expanding upwards, do not capture $__ABC9_{FF,ASYNC}_ | Eddie Hung | 2019-11-21 | 1 | -1/+1 |
| * | | endomain -> ctrldomain | Eddie Hung | 2019-11-20 | 1 | -3/+3 |
| * | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-19 | 2 | -6/+11 |
| |\| |
|
| | * | Fix #1496. | Marcin Kościelnicki | 2019-11-18 | 1 | -4/+8 |
| | * | flowmap: when doing mincut, ensure source is always in X, not X̅. | whitequark | 2019-11-12 | 1 | -1/+2 |
| | * | flowmap: don't break if that creates a k+2 (and larger) LUT either. | whitequark | 2019-11-11 | 1 | -1/+1 |
| | * | Merge branch 'master' into eddie/abc_to_abc9 | Eddie Hung | 2019-10-04 | 1 | -3/+12 |
| | |\ |
|
| * | | | Use "abc9_period" attribute for delay target | Eddie Hung | 2019-10-07 | 1 | -3/+24 |
| * | | | Do not require changes to cells_sim.v; try and work out comb model | Eddie Hung | 2019-10-05 | 1 | -30/+6 |
| * | | | Fix from merge | Eddie Hung | 2019-10-04 | 1 | -1/+1 |
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-10-04 | 1 | -2/+12 |
| |\ \ \
| | |/
| |/| |
|
| | * | | Add temporary `abc9 -nomfs` and use for `synth_xilinx -abc9` | Eddie Hung | 2019-10-04 | 1 | -3/+13 |
| * | | | Fix merge issues | Eddie Hung | 2019-10-04 | 2 | -10/+2 |
| * | | | Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dff | Eddie Hung | 2019-10-04 | 1 | -68/+67 |
| |\ \ \
| | |/
| |/| |
|
| | * | | Rename abc_* names/attributes to more precisely be abc9_* | Eddie Hung | 2019-10-04 | 1 | -65/+65 |
| | |/ |
|
| * | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-10-03 | 1 | -0/+14 |
| |\| |
|
| | * | Merge pull request #1422 from YosysHQ/eddie/aigmap_select | Clifford Wolf | 2019-10-03 | 1 | -6/+40 |
| | |\ |
|
| | | * | Add -select option to aigmap | Eddie Hung | 2019-09-30 | 1 | -6/+40 |
| | * | | Also rename cells with _TECHMAP_REPLACE_. prefix, as per @cliffordwolf | Eddie Hung | 2019-10-02 | 1 | -4/+8 |
