iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Added "yosys -D" feature	Clifford Wolf	2016-04-21	1	-1/+1
*	Bugfix in mapping $tribuf to $_TBUF_	Clifford Wolf	2015-11-05	1	-1/+1
*	Import more std:: stuff into Yosys namespace	Clifford Wolf	2015-10-25	1	-1/+1
*	Added $tribuf and $_TBUF_ cell types	Clifford Wolf	2015-08-16	1	-1/+17
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02	1	-6/+6
*	Added simplemap $lut support	Clifford Wolf	2015-04-27	1	-0/+24
*	Improved attributes API and handling of "src" attributes	Clifford Wolf	2015-04-24	1	-4/+22
*	Fixed simplemap for $ne cells with output width > 1	Clifford Wolf	2014-12-25	1	-7/+8
*	Improvements in simplemap api, added $ne $nex $eq $eqx support	Clifford Wolf	2014-12-24	1	-23/+58
*	Renamed extend() to extend_xx(), changed most users to extend_u0()	Clifford Wolf	2014-12-24	1	-1/+1
*	Added $dffe cell type	Clifford Wolf	2014-12-08	1	-0/+23
*	Renamed SIZE() to GetSize() because of name collision on Win32	Clifford Wolf	2014-10-10	1	-9/+9
*	namespace Yosys	Clifford Wolf	2014-09-27	1	-1/+11
*	Removed $bu0 cell type	Clifford Wolf	2014-09-04	1	-12/+1
*	Renamed $_INV_ cell type to $_NOT_	Clifford Wolf	2014-08-15	1	-4/+4
*	More cleanups related to RTLIL::IdString usage	Clifford Wolf	2014-08-02	1	-3/+3
*	Renamed port access function on RTLIL::Cell, added param access functions	Clifford Wolf	2014-07-31	1	-85/+85
*	Using log_assert() instead of assert()	Clifford Wolf	2014-07-28	1	-1/+0
*	Using new obj iterator API in a few places	Clifford Wolf	2014-07-27	1	-11/+9
*	Refactoring: Renamed RTLIL::Design::modules to modules_	Clifford Wolf	2014-07-27	1	-1/+1
*	Refactoring: Renamed RTLIL::Module::cells to cells_	Clifford Wolf	2014-07-27	1	-1/+1
*	Manual fixes for new cell connections API	Clifford Wolf	2014-07-26	1	-5/+5
*	Changed users of cell->connections_ to the new API (sed command)	Clifford Wolf	2014-07-26	1	-99/+99
*	Renamed RTLIL::{Module,Cell}::connections to connections_	Clifford Wolf	2014-07-26	1	-99/+99
*	Use only module->addCell() and module->remove() to create and delete cells	Clifford Wolf	2014-07-25	1	-60/+16
*	Removed RTLIL::SigSpec::expand() method	Clifford Wolf	2014-07-23	1	-98/+45
*	SigSpec refactoring: using the accessor functions everywhere	Clifford Wolf	2014-07-22	1	-56/+56
*	SigSpec refactoring: renamed chunks and width to __chunks and __width	Clifford Wolf	2014-07-22	1	-56/+56
*	Removed deprecated module->new_wire()	Clifford Wolf	2014-07-21	1	-4/+4
*	Added $slice and $concat cell types	Clifford Wolf	2014-02-07	1	-0/+18
*	Fixed undef extend for bitwise binary ops (bugs in simplemap and satgen)	Clifford Wolf	2013-12-29	1	-2/+2
*	Added new cell types to manual	Clifford Wolf	2013-12-28	1	-1/+1
*	Added $bu0 cell (for easy correct $eq/$ne mapping)	Clifford Wolf	2013-12-28	1	-0/+13
*	Using simplemap mappers from techmap	Clifford Wolf	2013-11-24	1	-25/+30
*	Added simplemap pass	Clifford Wolf	2013-11-24	1	-0/+517