index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
/
techmap
/
iopadmap.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Bugfix in iopadmap
Clifford Wolf
2014-08-15
1
-1
/
+3
*
Renamed port access function on RTLIL::Cell, added param access functions
Clifford Wolf
2014-07-31
1
-4
/
+4
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
1
-1
/
+1
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
1
-1
/
+1
*
Changed more code to the new RTLIL::Wire constructors
Clifford Wolf
2014-07-26
1
-7
/
+2
*
Manual fixes for new cell connections API
Clifford Wolf
2014-07-26
1
-4
/
+4
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
1
-4
/
+4
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
1
-4
/
+4
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
1
-8
/
+2
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3
Clifford Wolf
2014-07-23
1
-2
/
+2
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3
Clifford Wolf
2014-07-23
1
-2
/
+2
*
Added support for "blackbox" attribute to iopadmap
Clifford Wolf
2014-07-17
1
-1
/
+1
*
Added iopadmap -bits
Clifford Wolf
2014-02-15
1
-14
/
+48
*
Added support for i/o buffers to iopadmap
Clifford Wolf
2013-10-26
1
-10
/
+35
*
Fixed handling of boolean attributes (passes)
Clifford Wolf
2013-10-24
1
-1
/
+1
*
Added iopadmap pass
Clifford Wolf
2013-10-16
1
-0
/
+159