aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/iopadmap.cc
Commit message (Expand)AuthorAgeFilesLines
* ID(\\.*) -> ID(.*)Eddie Hung2019-08-151-7/+7
* Transform all "\\*" identifiers into ID()Eddie Hung2019-08-151-7/+7
* Transform "$.*" to ID("$.*") in passes/techmapEddie Hung2019-08-151-1/+1
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-2/+2
* Fix iopadmap for loops between tristate IO buffersClifford Wolf2018-05-151-0/+21
* Fix iopadmap for cases where IO pins already have buffers on themClifford Wolf2018-05-151-1/+35
* Undo "preserve wire attributes in iopadmap" change (it was OK before)Clifford Wolf2016-08-081-1/+1
* preserve wire attributes in iopadmapClifford Wolf2016-08-061-1/+1
* Added tristate buffer support to iopadmapClifford Wolf2016-05-041-4/+161
* Fixed iopadmap attribute handlingClifford Wolf2016-05-041-0/+1
* Added "yosys -D" featureClifford Wolf2016-04-211-1/+1
* Fixed iopadmap help messageClifford Wolf2015-08-311-3/+3
* Fixed trailing whitespacesClifford Wolf2015-07-021-3/+3
* Bugfix in iopadmapClifford Wolf2015-02-251-10/+3
* Various small improvements to synth_xilinxClifford Wolf2015-01-061-2/+2
* namespace YosysClifford Wolf2014-09-271-1/+5
* Bugfix in iopadmapClifford Wolf2014-08-151-1/+3
* Renamed port access function on RTLIL::Cell, added param access functionsClifford Wolf2014-07-311-4/+4
* Refactoring: Renamed RTLIL::Design::modules to modules_Clifford Wolf2014-07-271-1/+1
* Refactoring: Renamed RTLIL::Module::wires to wires_Clifford Wolf2014-07-271-1/+1
* Changed more code to the new RTLIL::Wire constructorsClifford Wolf2014-07-261-7/+2
* Manual fixes for new cell connections APIClifford Wolf2014-07-261-4/+4
* Changed users of cell->connections_ to the new API (sed command)Clifford Wolf2014-07-261-4/+4
* Renamed RTLIL::{Module,Cell}::connections to connections_Clifford Wolf2014-07-261-4/+4
* Use only module->addCell() and module->remove() to create and delete cellsClifford Wolf2014-07-251-8/+2
* Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3Clifford Wolf2014-07-231-2/+2
* Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3Clifford Wolf2014-07-231-2/+2
* Added support for "blackbox" attribute to iopadmapClifford Wolf2014-07-171-1/+1
* Added iopadmap -bitsClifford Wolf2014-02-151-14/+48
* Added support for i/o buffers to iopadmapClifford Wolf2013-10-261-10/+35
* Fixed handling of boolean attributes (passes)Clifford Wolf2013-10-241-1/+1
* Added iopadmap passClifford Wolf2013-10-161-0/+159