index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
/
techmap
/
dffinit.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
If init is 1'bx, do not add to dict as per @cliffordwolf
Eddie Hung
2019-05-03
1
-1
/
+2
*
Revert "dffinit -noreinit to silently continue when init value is 1'bx"
Eddie Hung
2019-05-03
1
-12
/
+4
*
dffinit -noreinit to silently continue when init value is 1'bx
Eddie Hung
2019-05-02
1
-4
/
+12
*
Add "dffinit -noreinit" parameter
Icenowy Zheng
2018-12-18
1
-1
/
+14
*
Add "dffinit -strinit high low"
Icenowy Zheng
2018-12-18
1
-2
/
+16
*
Consistent use of 'override' for virtual methods in derived classes.
Henner Zeller
2018-07-20
1
-2
/
+2
*
Add "dffinit -highlow" and fix synth_intel
Clifford Wolf
2018-01-09
1
-0
/
+20
*
Added "yosys -D" feature
Clifford Wolf
2016-04-21
1
-1
/
+1
*
Fix a segfault in dffinit when the value has too few bits
Marcus Comstedt
2015-11-08
1
-1
/
+1
*
Import more std:: stuff into Yosys namespace
Clifford Wolf
2015-10-25
1
-2
/
+2
*
Properly clean up unused "init" attributes
Clifford Wolf
2015-08-18
1
-4
/
+18
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
1
-3
/
+3
*
Added "dffinit", Support for initialized Xilinx DFF
Clifford Wolf
2015-04-04
1
-0
/
+121