| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Merge pull request #1432 from YosysHQ/eddie/fix1427 | Eddie Hung | 2019-10-08 | 1 | -47/+81 |
| |\ | | | | | Refactor peepopt_dffmux and be sensitive to \init when trimming | ||||
| | * | Fix broken CI, check reset even for constants, trim rstmux | Eddie Hung | 2019-10-02 | 1 | -23/+26 |
| | | | |||||
| | * | Refactor peepopt_dffmux and be sensitive to \init when trimming | Eddie Hung | 2019-10-02 | 1 | -32/+63 |
| | | | |||||
| * | | Merge pull request #1438 from YosysHQ/eddie/xilinx_dsp_comments | Eddie Hung | 2019-10-08 | 4 | -68/+356 |
| |\ \ | | | | | | | Add notes and comments for xilinx_dsp | ||||
| | * | | Missed this | Eddie Hung | 2019-10-05 | 1 | -3/+4 |
| | | | | |||||
| | * | | Add comment on why we have to match for clock-enable/reset muxes | Eddie Hung | 2019-10-05 | 3 | -3/+11 |
| | | | | |||||
| | * | | Add note on pattern detector | Eddie Hung | 2019-10-05 | 1 | -3/+7 |
| | | | | |||||
| | * | | Add comments for xilinx_dsp_cascade | Eddie Hung | 2019-10-04 | 1 | -12/+100 |
| | | | | |||||
| | * | | Improve comments for xilinx_dsp_CREG | Eddie Hung | 2019-10-04 | 1 | -6/+7 |
| | | | | |||||
| | * | | Fix comment | Eddie Hung | 2019-10-04 | 1 | -1/+1 |
| | | | | |||||
| | * | | Restore optimisation for sigM.empty() | Eddie Hung | 2019-10-04 | 1 | -1/+4 |
| | | | | |||||
| | * | | Retry on fixing TODOs | Eddie Hung | 2019-10-04 | 2 | -13/+1 |
| | | | | |||||
| | * | | Revert "Fix TODOs" | Eddie Hung | 2019-10-04 | 2 | -0/+20 |
| | | | | | | | | | | | | | This reverts commit 8674a6c68d563908014d16671567459499c6dc99. | ||||
| | * | | More comments, cleanup | Eddie Hung | 2019-10-04 | 2 | -41/+108 |
| | | | | |||||
| | * | | Fix TODOs | Eddie Hung | 2019-10-04 | 2 | -20/+0 |
| | | | | |||||
| | * | | Consistency | Eddie Hung | 2019-10-04 | 1 | -3/+3 |
| | | | | |||||
| | * | | Add comments for xilinx_dsp | Eddie Hung | 2019-10-04 | 3 | -6/+134 |
| | | | | |||||
| * | | | Merge pull request #1439 from YosysHQ/eddie/fix_ice40_wrapcarry | Clifford Wolf | 2019-10-06 | 1 | -0/+4 |
| |\ \ \ | | | | | | | | | Missing 'accept' at end of ice40_wrapcarry, spotted by @cliffordwolf | ||||
| | * | | | Missing 'accept' at end of ice40_wrapcarry, spotted by @cliffordwolf | Eddie Hung | 2019-10-05 | 1 | -0/+4 |
| | |/ / | |||||
| * | | | Update README.md | Clifford Wolf | 2019-10-05 | 1 | -1/+1 |
| | | | | |||||
| * | | | Merge pull request #1436 from YosysHQ/mmicko/msvc_fix | Miodrag Milanović | 2019-10-05 | 1 | -0/+1 |
| |\ \ \ | |/ / |/| | | Fixes for MSVC build | ||||
| | * | | Fixes for MSVC build | Miodrag Milanovic | 2019-10-04 | 1 | -0/+1 |
| | |/ | |||||
| * / | Fix xilinx_dsp for unsigned extensions | Eddie Hung | 2019-10-04 | 1 | -1/+3 |
| |/ | |||||
| * | Ooops AREG and BREG to default to -1 | Eddie Hung | 2019-09-27 | 1 | -2/+2 |
| | | |||||
| * | Update doc with max cascade chain of 20 | Eddie Hung | 2019-09-26 | 1 | -2/+4 |
| | | |||||
| * | Do not always zero out C (e.g. during cascade breaks) | Eddie Hung | 2019-09-26 | 2 | -7/+3 |
| | | |||||
| * | Update doc | Eddie Hung | 2019-09-26 | 1 | -1/+2 |
| | | |||||
| * | Zero out ports | Eddie Hung | 2019-09-26 | 1 | -2/+2 |
| | | |||||
| * | xilinx_dsp_cascade to also cascade AREG and BREG | Eddie Hung | 2019-09-26 | 2 | -454/+172 |
| | | |||||
| * | Try recursive pmgen for P cascade | Eddie Hung | 2019-09-26 | 1 | -88/+118 |
| | | |||||
| * | CREG to check for \keep | Eddie Hung | 2019-09-26 | 1 | -0/+3 |
| | | |||||
| * | Remove newline | Eddie Hung | 2019-09-26 | 1 | -1/+0 |
| | | |||||
| * | Do not die if DSP48E1.P has no users (would otherwise get 'clean'-ed) | Eddie Hung | 2019-09-25 | 1 | -1/+5 |
| | | |||||
| * | Reject if (* init *) present | Eddie Hung | 2019-09-25 | 2 | -0/+6 |
| | | |||||
| * | Rework xilinx_dsp postAdd for new wreduce call | Eddie Hung | 2019-09-25 | 1 | -3/+3 |
| | | |||||
| * | Fix memory issue since SigSpec& could be invalidated | Eddie Hung | 2019-09-25 | 1 | -6/+10 |
| | | |||||
| * | unextend only used in init | Eddie Hung | 2019-09-25 | 1 | -2/+1 |
| | | |||||
| * | Call 'wreduce' after mul2dsp to avoid unextend() | Eddie Hung | 2019-09-25 | 1 | -5/+4 |
| | | |||||
| * | Set [AB]CASCREG to legal values | Eddie Hung | 2019-09-23 | 1 | -6/+10 |
| | | |||||
| * | Comment to explain separating CREG packing | Eddie Hung | 2019-09-23 | 1 | -0/+8 |
| | | |||||
| * | Separate out CREG packing into new pattern, to avoid conflict with PREG | Eddie Hung | 2019-09-23 | 4 | -46/+273 |
| | | |||||
| * | Move log_debug("\n") later | Eddie Hung | 2019-09-23 | 1 | -1/+1 |
| | | |||||
| * | Move unextend initialisation later | Eddie Hung | 2019-09-23 | 1 | -12/+9 |
| | | |||||
| * | Use new port() overload once more | Eddie Hung | 2019-09-23 | 1 | -2/+2 |
| | | |||||
| * | Use new port/param overload in pmg | Eddie Hung | 2019-09-20 | 4 | -22/+22 |
| | | |||||
| * | Output pattern matcher items as log_debug() | Eddie Hung | 2019-09-20 | 2 | -31/+27 |
| | | |||||
| * | OPMODE is port not param | Eddie Hung | 2019-09-20 | 1 | -7/+6 |
| | | |||||
| * | Do not run xilinx_dsp_cascadeAB for now | Eddie Hung | 2019-09-20 | 1 | -1/+2 |
| | | |||||
| * | WIP for xiinx_dsp_cascadeAB | Eddie Hung | 2019-09-20 | 1 | -3/+499 |
| | | |||||
| * | Run until convergence | Eddie Hung | 2019-09-20 | 1 | -3/+9 |
| | | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |