Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Added log_warning() API | Clifford Wolf | 2014-11-09 | 1 | -2/+2 |
| | |||||
* | namespace Yosys | Clifford Wolf | 2014-09-27 | 1 | -0/+4 |
| | |||||
* | Added module->ports | Clifford Wolf | 2014-08-14 | 1 | -4/+3 |
| | |||||
* | More cleanups related to RTLIL::IdString usage | Clifford Wolf | 2014-08-02 | 1 | -5/+5 |
| | |||||
* | Renamed port access function on RTLIL::Cell, added param access functions | Clifford Wolf | 2014-07-31 | 1 | -1/+1 |
| | |||||
* | Added module->design and cell->module, wire->module pointers | Clifford Wolf | 2014-07-31 | 1 | -1/+1 |
| | |||||
* | Using log_assert() instead of assert() | Clifford Wolf | 2014-07-28 | 1 | -1/+1 |
| | |||||
* | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 | 1 | -6/+6 |
| | |||||
* | Refactoring: Renamed RTLIL::Module::cells to cells_ | Clifford Wolf | 2014-07-27 | 1 | -3/+3 |
| | |||||
* | Refactoring: Renamed RTLIL::Module::wires to wires_ | Clifford Wolf | 2014-07-27 | 1 | -1/+1 |
| | |||||
* | Changed a lot of code to the new RTLIL::Wire constructors | Clifford Wolf | 2014-07-26 | 1 | -17/+22 |
| | |||||
* | Manual fixes for new cell connections API | Clifford Wolf | 2014-07-26 | 1 | -3/+3 |
| | |||||
* | Changed users of cell->connections_ to the new API (sed command) | Clifford Wolf | 2014-07-26 | 1 | -6/+6 |
| | | | | | | | | | git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;' | ||||
* | Renamed RTLIL::{Module,Cell}::connections to connections_ | Clifford Wolf | 2014-07-26 | 1 | -6/+6 |
| | |||||
* | Added copy-constructor-like module->addCell(name, other) method | Clifford Wolf | 2014-07-26 | 1 | -4/+1 |
| | |||||
* | Use only module->addCell() and module->remove() to create and delete cells | Clifford Wolf | 2014-07-25 | 1 | -8/+6 |
| | |||||
* | Fixed all users of SigSpec::chunks_rw() and removed it | Clifford Wolf | 2014-07-23 | 1 | -4/+4 |
| | |||||
* | SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵ | Clifford Wolf | 2014-07-22 | 1 | -1/+1 |
| | | | | created interim RTLIL::SigSpec::chunks_rw() | ||||
* | SigSpec refactoring: using the accessor functions everywhere | Clifford Wolf | 2014-07-22 | 1 | -2/+2 |
| | |||||
* | SigSpec refactoring: renamed chunks and width to __chunks and __width | Clifford Wolf | 2014-07-22 | 1 | -2/+2 |
| | |||||
* | Added call_on_selection() and call_on_module() API | Clifford Wolf | 2014-07-20 | 1 | -1/+1 |
| | |||||
* | Moved some passes to other source directories | Clifford Wolf | 2014-02-08 | 1 | -0/+350 |