index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
/
fsm
/
fsm_recode.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
1
-5
/
+5
*
Added "fsm -encfile"
Clifford Wolf
2015-01-30
1
-10
/
+33
*
Do not the 'z' modifier in format string (another win32 fix)
Clifford Wolf
2014-10-11
1
-3
/
+3
*
Renamed SIZE() to GetSize() because of name collision on Win32
Clifford Wolf
2014-10-10
1
-1
/
+1
*
namespace Yosys
Clifford Wolf
2014-09-27
1
-0
/
+4
*
Corrected spelling mistakes found by lintian
Ruben Undheim
2014-09-06
1
-1
/
+1
*
Don't change existing binary FSM encoding if it is already optimal
Clifford Wolf
2014-08-30
1
-1
/
+6
*
Some improvements in FSM mapping and recoding
Clifford Wolf
2014-08-14
1
-7
/
+15
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
1
-1
/
+1
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
1
-1
/
+1
*
Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys
Clifford Wolf
2014-03-11
1
-1
/
+2
*
Replaced RTLIL::Const::str with generic decoder method
Clifford Wolf
2013-12-04
1
-6
/
+6
*
Improved FSM one-hot encoding, added binary encoding
Clifford Wolf
2013-05-24
1
-19
/
+46
*
Added help messages for fsm_* passes
Clifford Wolf
2013-03-01
1
-4
/
+19
*
initial import
Clifford Wolf
2013-01-05
1
-0
/
+114