Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 | 1 | -4/+4 |
* | Added copy command | Clifford Wolf | 2014-02-06 | 1 | -0/+54 |
![]() |
index : iCE40/yosys | |
clone of https://github.com/YosysHQ/yosys |
aboutsummaryrefslogtreecommitdiffstats |
Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 | 1 | -4/+4 |
* | Added copy command | Clifford Wolf | 2014-02-06 | 1 | -0/+54 |