aboutsummaryrefslogtreecommitdiffstats
path: root/kernel
Commit message (Expand)AuthorAgeFilesLines
* Improvements in assertpmuxClifford Wolf2016-09-072-0/+19
* Removed $aconst cell typeClifford Wolf2016-08-302-2/+1
* Removed $predict againClifford Wolf2016-08-283-11/+1
* Fixed handling of transparent bram rd ports on ROMsClifford Wolf2016-08-271-0/+1
* Added glob support to all front-endsClifford Wolf2016-08-223-4/+38
* Add MSYS2-compatible build.William D. Jones2016-08-161-2/+1
* Use _Exit(0) on win32, always use _Exit(1) in log_error()Clifford Wolf2016-08-162-1/+6
* Added log_const() APIClifford Wolf2016-08-092-0/+19
* Use /proc/self/exe on Cygwin as well.Yury Gribov2016-08-081-1/+1
* Added SatGen support for $anyconstClifford Wolf2016-07-271-0/+22
* Removed $predict support from SatGenClifford Wolf2016-07-271-9/+0
* Added $anyconst and $aconstClifford Wolf2016-07-272-0/+8
* Added "read_verilog -dump_rtlil"Clifford Wolf2016-07-272-0/+8
* Renamed AbstractCellEdgesDatabase::add_cell() to add_edges_from_cell()Clifford Wolf2016-07-252-2/+2
* Improvements in CellEdgesDatabaseClifford Wolf2016-07-242-13/+134
* Added CellEdgesDatabase APIClifford Wolf2016-07-242-0/+151
* Added satgen initstate supportClifford Wolf2016-07-221-0/+27
* Added $initstate cell type and vlog functionClifford Wolf2016-07-213-3/+10
* After reading the SV spec, using non-standard predict() instead of expect()Clifford Wolf2016-07-213-4/+4
* Added basic support for $expect cellsClifford Wolf2016-07-134-8/+29
* A few modifications after pull request commentsRuben Undheim2016-06-182-3/+2
* Added support for SystemVerilog packages with localparam definitionsRuben Undheim2016-06-182-0/+4
* Added $sop SAT modelClifford Wolf2016-06-171-0/+82
* Improved support for $sop cellsClifford Wolf2016-06-172-4/+16
* Added $sop cell type and "abc -sop"Clifford Wolf2016-06-172-1/+36
* Added missing "#define HASHLIB_H"Clifford Wolf2016-05-141-0/+1
* Include <cmath> in yosys.hClifford Wolf2016-05-081-0/+1
* Fixes for MXE buildClifford Wolf2016-05-072-8/+8
* Added "yosys -D ALL"Clifford Wolf2016-04-243-6/+22
* Added "yosys -D" featureClifford Wolf2016-04-214-9/+36
* Minor hashlib bugfixClifford Wolf2016-04-161-1/+1
* Hashlib indenting fixClifford Wolf2016-04-051-2/+2
* Added ScriptPass helper class for script-like passesClifford Wolf2016-03-313-3/+79
* Added log_dump() support for dict<> and pool<> containersClifford Wolf2016-03-311-0/+26
* We have 2016 for a while nowClifford Wolf2016-03-301-1/+1
* Added .vhd file extension supportClifford Wolf2016-03-301-0/+2
* Merge pull request #137 from ravenexp/masterClifford Wolf2016-03-281-0/+5
|\
| * Embed DATDIR make variable value into yosys binary.Sergey Kvachonok2016-03-261-0/+5
* | fix a cut-n-paste error in the -h helpSebastian Kuzminsky2016-03-261-2/+2
|/
* Use easyer-to-read unoptimized ceil_log2()Clifford Wolf2016-02-151-18/+5
* Fixed more visual studio warningsClifford Wolf2016-02-141-5/+3
* Fixed some visual studio warningsClifford Wolf2016-02-133-4/+4
* Added "int ceil_log2(int)" functionClifford Wolf2016-02-132-0/+26
* Added addBufGate module methodClifford Wolf2016-02-022-0/+3
* SigMap performance improvementClifford Wolf2016-02-011-1/+7
* hashlib mfp<> performance improvementsClifford Wolf2016-02-011-2/+7
* Added reserve() method to haslib classes andClifford Wolf2016-01-311-2/+6
* rtlil: Improve performance of SigSpec::extract(SigSpec, SigSpec*)Rick Altherr2016-01-311-2/+31
* rtlil: speed up SigSpec::sort_and_unify()Rick Altherr2016-01-311-1/+11
* rtlil: improve performance of SigSpec::replace(SigSpec, SigSpec, SigSpec*)Rick Altherr2016-01-311-6/+14
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-21 16:03:12 +0000