| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge pull request #2085 from rswarbrick/select | clairexen | 2020-06-08 | 1 | -1/+1 |
| |\ |
|
| | * | Pass some more args by reference in select.cc | Rupert Swarbrick | 2020-05-27 | 1 | -1/+1 |
| * | | Merge pull request #2105 from whitequark/split-flatten-off-techmap | clairexen | 2020-06-08 | 2 | -0/+14 |
| |\ \ |
|
| | * | | RTLIL: factor out RTLIL::Module::addMemory. NFC. | whitequark | 2020-06-04 | 2 | -0/+14 |
| * | | | Merge pull request #2006 from jersey99/signed-in-rtlil-wire | whitequark | 2020-06-04 | 2 | -1/+3 |
| |\ \ \ |
|
| | * | | | Preserve 'signed'-ness of a verilog wire through RTLIL | Vamsi K Vytla | 2020-04-27 | 2 | -1/+3 |
| * | | | | Merge pull request #2070 from hackfin/master | N. Engelhardt | 2020-06-04 | 1 | -6/+3 |
| |\ \ \ \
| |_|/ /
|/| | | |
|
| | * | | | idict handling in wrapper | Martin | 2020-05-19 | 1 | -6/+3 |
| * | | | | Merge pull request #1862 from boqwxp/cleanup_techmap | clairexen | 2020-05-31 | 2 | -0/+11 |
| |\ \ \ \ |
|
| | * | | | | kernel: Try an order-independent approach to hashing `dict`. | Alberto Gonzalez | 2020-05-19 | 1 | -5/+3 |
| | * | | | | kernel: Ensure `dict` always hashes to the same value given the same contents. | Alberto Gonzalez | 2020-05-14 | 1 | -3/+6 |
| | * | | | | kernel: Re-implement `dict` hash code as a `dict` member function instead of ... | Alberto Gonzalez | 2020-05-14 | 1 | -20/+14 |
| | * | | | | techmap: prefix special wires with backslash for use as IdString | Eddie Hung | 2020-05-14 | 2 | -1/+2 |
| | * | | | | Add specialized `hash()` for type `dict` and use a `dict` instead of a `std::... | Alberto Gonzalez | 2020-05-14 | 2 | -6/+21 |
| * | | | | | Merge pull request #1885 from Xiretza/mod-rem-cells | clairexen | 2020-05-29 | 6 | -11/+98 |
| |\ \ \ \ \ |
|
| | * | | | | | Add comments for mod/div semantics to rtlil.h | Xiretza | 2020-05-28 | 1 | -0/+4 |
| | * | | | | | Add flooring division operator | Xiretza | 2020-05-28 | 6 | -7/+47 |
| | * | | | | | Add flooring modulo operator | Xiretza | 2020-05-28 | 6 | -12/+55 |
| * | | | | | | Merge pull request #2092 from whitequark/rtlil-no-space-control | clairexen | 2020-05-29 | 1 | -3/+5 |
| |\ \ \ \ \ \
| |/ / / / /
|/| | | | | |
|
| | * | | | | | Restrict RTLIL::IdString to not contain whitespace or control chars. | whitequark | 2020-05-29 | 1 | -3/+5 |
| | | |_|_|/
| |/| | | |
|
| * | | | | | Merge pull request #2088 from rswarbrick/count-at | whitequark | 2020-05-28 | 1 | -2/+8 |
| |\ \ \ \ \ |
|
| | * | | | | | Minor optimisation in Module::wire() and Module::cell() | Rupert Swarbrick | 2020-05-26 | 1 | -2/+8 |
| | |/ / / / |
|
| * | | | | | Merge pull request #2086 from rswarbrick/sigbit | whitequark | 2020-05-28 | 1 | -2/+1 |
| |\ \ \ \ \ |
|
| | * | | | | | Use default copy constructor for RTLIL::SigBit | Rupert Swarbrick | 2020-05-26 | 1 | -2/+1 |
| | |/ / / / |
|
| * / / / / | Use c_str(), not str() for IdString/std::string == and != operators | Rupert Swarbrick | 2020-05-26 | 1 | -2/+2 |
| |/ / / / |
|
| * | | | | Merge pull request #2059 from boqwxp/logger-vector-to-dict | Miodrag Milanović | 2020-05-21 | 2 | -18/+15 |
| |\ \ \ \ |
|
| | * | | | | log: Use `dict` instead of `std::vector<std::pair>` for `log_expect_{error, w... | Alberto Gonzalez | 2020-05-15 | 2 | -18/+15 |
| | | |/ /
| |/| | |
|
| * | | | | Merge pull request #2046 from PeterCrozier/trap | N. Engelhardt | 2020-05-20 | 1 | -3/+3 |
| |\ \ \ \ |
|
| | * | | | | Consolidate Linux and Mac version of YS_DEBUGTRAP_IF_DEBUGGING. | Peter Crozier | 2020-05-13 | 1 | -5/+2 |
| | * | | | | Extend YS_DEBUGTRAP to MacOS. | Peter Crozier | 2020-05-13 | 1 | -1/+4 |
| | |/ / / |
|
| * | | | | Add force_downto and force_upto wire attributes. | Marcelina Kościelnicka | 2020-05-19 | 1 | -0/+2 |
| * | | | | abc9: use (* abc9_keep *) instead of (* abc9_scc *); apply to $_DFF_?_ | Eddie Hung | 2020-05-14 | 1 | -1/+1 |
| * | | | | timinginfo: ignore $specify2 cells if EN is false | Eddie Hung | 2020-05-14 | 1 | -0/+3 |
| * | | | | abc9_ops: fix bypass boxes using (* abc9_bypass *) | Eddie Hung | 2020-05-14 | 1 | -2/+1 |
| * | | | | kernel: TimingInfo to clamp -ve setup/edge-sensitive delays to zero | Eddie Hung | 2020-05-14 | 1 | -10/+6 |
| * | | | | Revert "Merge branch 'eddie/kernel_makeblackbox' into eddie/abc9_auto_dff" | Eddie Hung | 2020-05-14 | 1 | -1/+0 |
| * | | | | kernel: Module::makeblackbox() to clear connections + delete wires last | Eddie Hung | 2020-05-14 | 1 | -0/+1 |
| |/ / / |
|
| * | | | Fix clang compiler warning | Claire Wolf | 2020-05-08 | 1 | -2/+2 |
| * | | | Merge pull request #2022 from Xiretza/fallthroughs | whitequark | 2020-05-08 | 1 | -0/+10 |
| |\ \ \ |
|
| | * | | | Add YS_FALLTHROUGH macro to mark case fall-through | Xiretza | 2020-05-07 | 1 | -0/+10 |
| | |/ / |
|
| * | | | Merge pull request #2005 from YosysHQ/claire/fix1990 | Claire Wolf | 2020-05-07 | 1 | -0/+1 |
| |\ \ \
| |/ /
|/| | |
|
| | * | | Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offs... | Claire Wolf | 2020-05-02 | 1 | -0/+1 |
| * | | | frontend: cleanup to use more ID::*, more dict<> instead of map<> | Eddie Hung | 2020-05-04 | 1 | -0/+3 |
| * | | | Merge pull request #2000 from whitequark/log_error-trap | whitequark | 2020-05-03 | 2 | -3/+44 |
| |\ \ \
| |/ /
|/| | |
|
| | * | | kernel: Trap in `log_error()` when a debugger is attached. | whitequark | 2020-05-03 | 2 | -3/+44 |
| * | | | Add WASI platform support. | whitequark | 2020-04-30 | 4 | -10/+40 |
| * | | | Merge pull request #1992 from YosysHQ/eddie/bugpoint_help | Eddie Hung | 2020-04-27 | 1 | -0/+1 |
| |\ \ \
| |_|/
|/| | |
|
| | * | | bugpoint: (* keep *) to (* bugpoint_keep *); also apply to modules/cells | Eddie Hung | 2020-04-24 | 1 | -0/+1 |
| * | | | verific: do not assert if wire not found; warn instead | Eddie Hung | 2020-04-23 | 1 | -0/+1 |
| |/ / |
|
| * / | kernel: Cell::getParam() to throw exception again if not found | Eddie Hung | 2020-04-22 | 1 | -3/+2 |
| |/ |
|
