aboutsummaryrefslogtreecommitdiffstats
path: root/kernel
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #2168 from whitequark/assert-unused-exprsclairexen2020-06-254-9/+14
|\
| * Use [[maybe_unused]] instead of YS_ATTRIBUTE(unused).whitequark2020-06-191-0/+8
| * Remove YS_ATTRIBUTE(unused) where present just for log_assert()/log_debug().whitequark2020-06-192-4/+4
| * Use (and ignore) the expression provided to log_debug in NDEBUG builds.whitequark2020-06-191-2/+1
| * Use (and ignore) the expression provided to log_assert in NDEBUG builds.whitequark2020-06-192-3/+1
* | Merge pull request #2135 from boqwxp/qbfsat-timeinfoclairexen2020-06-251-10/+8
|\ \
| * | log: Remove unused `_POSIX_TIMERS` branch in `PerformanceTimer::query()`.Alberto Gonzalez2020-06-211-4/+0
| * | log, qbfsat: Include child process time in `PerformanceTimer::query()` and re...Alberto Gonzalez2020-06-211-6/+8
| * | qbfsat: Simplify solution format and replace `SigBit::str()` with `log_signal...Alberto Gonzalez2020-06-211-8/+0
| * | qbfsat: Use bit precise mapping for hole value wires and a more robust hole s...Alberto Gonzalez2020-06-211-0/+8
* | | Add add* functions for the new FF typesMarcelina Kościelnicka2020-06-232-0/+213
* | | Add new builtin FF typesMarcelina Kościelnicka2020-06-233-47/+267
|/ /
* | Merge pull request #2177 from boqwxp/dict-iterator-jumpwhitequark2020-06-212-0/+25
|\ \
| * | dict: Remove guard for past-the-end iterators that might mask problems in sta...Alberto Gonzalez2020-06-191-2/+2
| * | hashlib, rtlil: Add `operator+=()` to `dict<>::iterator` and `dict<>::const_i...Alberto Gonzalez2020-06-192-0/+25
| |/
* / rtlil: Add `Design::select()` for selecting whole modules.Alberto Gonzalez2020-06-191-0/+7
|/
* Add missing [[noreturn]] to log_file_error()Xiretza2020-06-191-1/+1
* Use C++11 [[noreturn]] attribute.whitequark2020-06-193-8/+5
* Use C++11 final/override keywords.whitequark2020-06-186-33/+25
* MSVC defines TRANSPARENT tooAnonymous Maarten2020-06-171-4/+4
* kernel: guard include of signal.h more precisely.whitequark2020-06-131-1/+3
* RTLIL: add Module::addProcess, use it in Module::cloneInto. NFC.whitequark2020-06-092-2/+12
* flatten: preserve original object names via hdlname attribute.whitequark2020-06-082-0/+19
* RTLIL: use {get,set}_string_attribute in {get,set}_strpool_attribute.whitequark2020-06-081-2/+2
* Merge pull request #2085 from rswarbrick/selectclairexen2020-06-081-1/+1
|\
| * Pass some more args by reference in select.ccRupert Swarbrick2020-05-271-1/+1
* | Merge pull request #2105 from whitequark/split-flatten-off-techmapclairexen2020-06-082-0/+14
|\ \
| * | RTLIL: factor out RTLIL::Module::addMemory. NFC.whitequark2020-06-042-0/+14
* | | Merge pull request #2006 from jersey99/signed-in-rtlil-wirewhitequark2020-06-042-1/+3
|\ \ \
| * | | Preserve 'signed'-ness of a verilog wire through RTLILVamsi K Vytla2020-04-272-1/+3
* | | | Merge pull request #2070 from hackfin/masterN. Engelhardt2020-06-041-6/+3
|\ \ \ \ | |_|/ / |/| | |
| * | | idict handling in wrapperMartin2020-05-191-6/+3
* | | | Merge pull request #1862 from boqwxp/cleanup_techmapclairexen2020-05-312-0/+11
|\ \ \ \
| * | | | kernel: Try an order-independent approach to hashing `dict`.Alberto Gonzalez2020-05-191-5/+3
| * | | | kernel: Ensure `dict` always hashes to the same value given the same contents.Alberto Gonzalez2020-05-141-3/+6
| * | | | kernel: Re-implement `dict` hash code as a `dict` member function instead of ...Alberto Gonzalez2020-05-141-20/+14
| * | | | techmap: prefix special wires with backslash for use as IdStringEddie Hung2020-05-142-1/+2
| * | | | Add specialized `hash()` for type `dict` and use a `dict` instead of a `std::...Alberto Gonzalez2020-05-142-6/+21
* | | | | Merge pull request #1885 from Xiretza/mod-rem-cellsclairexen2020-05-296-11/+98
|\ \ \ \ \
| * | | | | Add comments for mod/div semantics to rtlil.hXiretza2020-05-281-0/+4
| * | | | | Add flooring division operatorXiretza2020-05-286-7/+47
| * | | | | Add flooring modulo operatorXiretza2020-05-286-12/+55
* | | | | | Merge pull request #2092 from whitequark/rtlil-no-space-controlclairexen2020-05-291-3/+5
|\ \ \ \ \ \ | |/ / / / / |/| | | | |
| * | | | | Restrict RTLIL::IdString to not contain whitespace or control chars.whitequark2020-05-291-3/+5
| | |_|_|/ | |/| | |
* | | | | Merge pull request #2088 from rswarbrick/count-atwhitequark2020-05-281-2/+8
|\ \ \ \ \
| * | | | | Minor optimisation in Module::wire() and Module::cell()Rupert Swarbrick2020-05-261-2/+8
| |/ / / /
* | | | | Merge pull request #2086 from rswarbrick/sigbitwhitequark2020-05-281-2/+1
|\ \ \ \ \
| * | | | | Use default copy constructor for RTLIL::SigBitRupert Swarbrick2020-05-261-2/+1
| |/ / / /
* / / / / Use c_str(), not str() for IdString/std::string == and != operatorsRupert Swarbrick2020-05-261-2/+2
|/ / / /
* | | | Merge pull request #2059 from boqwxp/logger-vector-to-dictMiodrag Milanović2020-05-212-18/+15
|\ \ \ \
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-20 16:54:29 +0000