aboutsummaryrefslogtreecommitdiffstats
path: root/kernel
Commit message (Collapse)AuthorAgeFilesLines
* Add "#ifdef __FreeBSD__"Johnny Sorocil2018-05-054-8/+51
|
* Add "yosys -e regex" for turning warnings into errorsClifford Wolf2018-05-043-4/+22
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Set stack size to at least 128 MB (large stack needed for parsing huge ↵Clifford Wolf2018-03-271-0/+13
| | | | | | expressions) Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Rename rename to renamesEdmond Cote2018-03-201-3/+5
| | | Create TCL alias for rename command. Using renames. Following the same convention as proc -> procs.
* Harmonize uses of _WIN32 macroLarry Doolittle2018-03-111-1/+1
|
* Improve handling of warning messagesClifford Wolf2018-03-043-12/+42
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Update copyright headerClifford Wolf2018-03-041-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add $allconst and $allseq cell typesClifford Wolf2018-02-233-1/+25
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Do not create deep backtraces unless in ENABLE_DEBUG modeClifford Wolf2018-02-031-0/+4
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add support for "yosys -E"Clifford Wolf2018-01-074-2/+36
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Bugfix in hierarchy handling of blackbox module portsClifford Wolf2018-01-052-2/+4
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add RTLIL::Const::is_fully_ones()Clifford Wolf2017-12-142-0/+12
|
* Add SigSpec::is_fully_ones()Clifford Wolf2017-12-142-0/+16
|
* Use quote includes for yosys.hKevin Kiningham2017-12-132-2/+2
|
* Add support for editline as replacement for readlineClifford Wolf2017-11-082-10/+29
|
* Add src arguments to all cell creator helper functionsClifford Wolf2017-09-092-209/+244
|
* Update more stuff to use get_src_attribute() and set_src_attribute()Clifford Wolf2017-09-011-1/+1
|
* Merge remote-tracking branch 'upstream/master'Jason Lowdermilk2017-08-302-0/+20
|\
| * Add {get,set}_src_attribute() methods on RTLIL::AttrObjectClifford Wolf2017-08-302-0/+20
| |
* | fix indent levelJason Lowdermilk2017-08-301-2/+2
| |
* | Add support for source line tracking through synthesis phaseJason Lowdermilk2017-08-292-21/+22
|/
* Add hashlib support for hashing of poolsClifford Wolf2017-08-221-0/+7
|
* Add consteval support for $_ANDNOT_ and $_ORNOT_Clifford Wolf2017-08-221-0/+4
|
* Add Const methods is_fully_zero(), is_fully_def(), and is_fully_undef()Clifford Wolf2017-08-182-0/+37
|
* Auto-detect JSON front-endClifford Wolf2017-08-091-0/+2
|
* Add log_warning_noprefix() API, Use for Verific warnings and errorsClifford Wolf2017-07-272-0/+36
|
* Add "using std::get" to yosys.hClifford Wolf2017-07-251-0/+1
|
* Change intptr_t to uintptr_t in hashlib.hClifford Wolf2017-07-181-1/+1
|
* Fix build warnings for win64Robert Ou2017-07-171-1/+1
| | | | Win64 has a 32-bit long. Use intptr_t to work on any data model.
* Fix history namespace collisionClifford Wolf2017-06-201-10/+10
|
* Store command history when terminating with an errorClifford Wolf2017-06-203-17/+31
|
* Add "setundef -anyseq"Clifford Wolf2017-05-281-12/+12
|
* Enable readline and tcl in mxe buildsClifford Wolf2017-05-171-0/+10
|
* Add missing AndnotGate() and OrnotGate() declarations to rtlil.hClifford Wolf2017-05-171-13/+15
|
* Add $_ANDNOT_ and $_ORNOT_ gatesClifford Wolf2017-05-176-55/+94
|
* Add ConstEval defaultval featureClifford Wolf2017-04-051-1/+8
|
* Add front-end detection for *.tcl filesClifford Wolf2017-03-281-1/+6
|
* Add $live and $fair cell types, add support for s_eventually keywordClifford Wolf2017-02-253-1/+21
|
* Fix mingw compile issue (2nd attempt)Clifford Wolf2017-02-231-2/+2
|
* Fix mingw compile issue (maybe.. I can't test it)Clifford Wolf2017-02-231-2/+2
|
* Fix eval implementation of $_NOR_Clifford Wolf2017-02-161-1/+1
|
* Add "yosys -w" for suppressing warningsClifford Wolf2017-02-123-11/+34
|
* Add log_wire() APIClifford Wolf2017-02-112-0/+8
|
* Fix undef propagation bug in $pmux SAT modelClifford Wolf2017-02-051-14/+4
|
* Add $cover cell type and SVA cover() supportClifford Wolf2017-02-043-1/+11
|
* Fix RTLIL::Memory::start_offset initializationClifford Wolf2017-01-251-0/+1
|
* Bugfix in RTLIL::SigSpec::remove2()Clifford Wolf2016-12-311-3/+4
|
* Simplified log_spacer() codeClifford Wolf2016-12-231-6/+2
|
* Added "yosys -W regex"Clifford Wolf2016-12-223-2/+44
|
* Added AIGER back-end to automatic back-end detectionClifford Wolf2016-12-211-0/+2
|