index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added addBufGate module method
Clifford Wolf
2016-02-02
1
-0
/
+5
*
genrtlil: avoid converting SigSpec to set<SigBit> when going through removeSi...
Rick Altherr
2016-01-31
1
-3
/
+3
*
Various improvements in BLIF front-end
Clifford Wolf
2015-12-20
2
-41
/
+86
*
Fixed oom bug in ilang parser
Clifford Wolf
2015-11-29
1
-2
/
+2
*
Fixed performance bug in ilang parser
Clifford Wolf
2015-11-27
1
-6
/
+12
*
Added PRIM_DLATCHRS support to verific front-end
Clifford Wolf
2015-11-24
1
-0
/
+10
*
Fixed handling of re-declarations of wires in tasks and functions
Clifford Wolf
2015-11-23
1
-7
/
+26
*
Fixed performance bug in Verific importer
Clifford Wolf
2015-11-16
1
-10
/
+12
*
Changes for Verific 3.16_484_32_151112
Clifford Wolf
2015-11-12
2
-3
/
+6
*
More bugfixes in handling of parameters in tasks and functions
Clifford Wolf
2015-11-12
1
-1
/
+11
*
Fixed handling of parameters and localparams in functions
Clifford Wolf
2015-11-11
3
-4
/
+9
*
Import more std:: stuff into Yosys namespace
Clifford Wolf
2015-10-25
4
-38
/
+38
*
Fixed bug in verilog parser
Clifford Wolf
2015-10-15
1
-1
/
+1
*
SystemVerilog also has assume(), added implicit -D FORMAL
Clifford Wolf
2015-10-13
3
-4
/
+5
*
Added support for "parameter" and "localparam" in global context
Clifford Wolf
2015-10-07
1
-0
/
+2
*
Fixed complexity of assigning to vectors in constant functions
Clifford Wolf
2015-10-01
1
-0
/
+3
*
Fixed detection of unconditional $readmem[hb]
Clifford Wolf
2015-09-30
1
-4
/
+11
*
Bugfixes in $readmem[hb]
Clifford Wolf
2015-09-25
1
-4
/
+7
*
Fixed segfault in AstNode::asReal
Clifford Wolf
2015-09-25
1
-1
/
+1
*
Added read-enable to memory model
Clifford Wolf
2015-09-25
2
-1
/
+3
*
Fixed AstNode::mkconst_bits() segfault on zero-sized constant
Clifford Wolf
2015-09-24
1
-1
/
+1
*
Added read_verilog -nodpi
Clifford Wolf
2015-09-23
1
-0
/
+19
*
Bugfix in handling of multi-dimensional memories
Clifford Wolf
2015-09-23
1
-2
/
+2
*
Warning for $display/$write outside initial block
Clifford Wolf
2015-09-23
1
-7
/
+8
*
Fixed support for $write system task
Clifford Wolf
2015-09-23
1
-1
/
+1
*
Fixed detection of "task foo(bar);" syntax error
Clifford Wolf
2015-09-22
1
-0
/
+2
*
Fixed multi-level prefix resolving
Clifford Wolf
2015-09-22
1
-0
/
+2
*
Fixed segfault on invalid verilog constant 1'b_
Clifford Wolf
2015-09-22
1
-1
/
+1
*
Improvements to $display system task
Andrew Zonenberg
2015-09-19
1
-9
/
+22
*
Added AST_INITIAL checks for $finish and $display
Clifford Wolf
2015-09-18
1
-2
/
+9
*
Initial implementation of $display()
Andrew Zonenberg
2015-09-18
1
-1
/
+84
*
Initial implementation of $finish()
Andrew Zonenberg
2015-09-18
1
-2
/
+8
*
gcc-4.6 build fixes
Clifford Wolf
2015-09-01
1
-1
/
+1
*
Fixed handling of memory read without address
Clifford Wolf
2015-08-22
1
-1
/
+1
*
Small corrections to const2ast warning messages
Clifford Wolf
2015-08-17
1
-2
/
+2
*
Check base-n literals only contain valid digits
Florian Zeitz
2015-08-17
1
-0
/
+3
*
Warn on literals exceeding the specified bit width
Florian Zeitz
2015-08-17
1
-34
/
+39
*
Another block of spelling fixes
Larry Doolittle
2015-08-14
3
-7
/
+7
*
Keep gcc from complaining about uninitialized variables
Larry Doolittle
2015-08-14
1
-2
/
+2
*
Re-created command-reference-manual.tex, copied some doc fixes to online help
Clifford Wolf
2015-08-14
1
-6
/
+6
*
Spell check (by Larry Doolittle)
Clifford Wolf
2015-08-14
5
-16
/
+16
*
Adjust makefiles to work with out-of-tree builds
Clifford Wolf
2015-08-12
6
-8
/
+12
*
Fixed handling of [a-fxz?] in decimal constants
Clifford Wolf
2015-08-11
1
-2
/
+7
*
Add -noautowire option to verilog frontend
Marcus Comstedt
2015-08-01
1
-1
/
+8
*
Added WORDS parameter to $meminit
Clifford Wolf
2015-07-31
3
-7
/
+67
*
Fixed nested mem2reg
Clifford Wolf
2015-07-29
2
-4
/
+11
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
20
-49
/
+49
*
Fixed handling of parameters with reversed range
Clifford Wolf
2015-06-08
1
-1
/
+1
*
Fixed signedness of genvar expressions
Clifford Wolf
2015-05-29
1
-2
/
+2
*
Improvements in BLIF front-end
Clifford Wolf
2015-05-24
1
-4
/
+50
[next]