aboutsummaryrefslogtreecommitdiffstats
path: root/frontends
Commit message (Collapse)AuthorAgeFilesLines
...
* Added "yosys -D" featureClifford Wolf2016-04-217-8/+8
|
* Fixed handling of parameters and const functions in casex/casez patternClifford Wolf2016-04-215-8/+37
|
* Do not set "nosync" on task outputs, fixes #134Clifford Wolf2016-03-241-1/+2
|
* Added support for $stop system taskClifford Wolf2016-03-211-5/+5
|
* Added $display %m support, fixed mem leak in $display, fixes #128Clifford Wolf2016-03-191-20/+44
|
* Fixed localparam signdness, fixes #127Clifford Wolf2016-03-181-1/+1
|
* Set "nosync" attribute on internal task/function wiresClifford Wolf2016-03-181-0/+1
|
* Fixed Verilog parser fix and more similar improvementsClifford Wolf2016-03-151-18/+9
|
* Use left-recursive rule for cell_port_list in Verilog parser.Andrew Becker2016-03-151-6/+10
|
* Fixed typos in verilog_defaults help messageClifford Wolf2016-03-101-3/+3
|
* Fixed BLIF parser for empty port assignmentsClifford Wolf2016-02-241-2/+2
|
* Fixed some visual studio warningsClifford Wolf2016-02-133-4/+4
|
* Support for more Verific primitives (patch I got per email)Clifford Wolf2016-02-131-1/+31
|
* Bugfix in Verific front-endClifford Wolf2016-02-031-2/+5
|
* Updated verific build instructionsClifford Wolf2016-02-021-2/+0
|
* Added addBufGate module methodClifford Wolf2016-02-021-0/+5
|
* genrtlil: avoid converting SigSpec to set<SigBit> when going through ↵Rick Altherr2016-01-311-3/+3
| | | | removeSignalFromCaseTree()
* Various improvements in BLIF front-endClifford Wolf2015-12-202-41/+86
|
* Fixed oom bug in ilang parserClifford Wolf2015-11-291-2/+2
|
* Fixed performance bug in ilang parserClifford Wolf2015-11-271-6/+12
|
* Added PRIM_DLATCHRS support to verific front-endClifford Wolf2015-11-241-0/+10
|
* Fixed handling of re-declarations of wires in tasks and functionsClifford Wolf2015-11-231-7/+26
|
* Fixed performance bug in Verific importerClifford Wolf2015-11-161-10/+12
|
* Changes for Verific 3.16_484_32_151112Clifford Wolf2015-11-122-3/+6
|
* More bugfixes in handling of parameters in tasks and functionsClifford Wolf2015-11-121-1/+11
|
* Fixed handling of parameters and localparams in functionsClifford Wolf2015-11-113-4/+9
|
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-254-38/+38
|
* Fixed bug in verilog parserClifford Wolf2015-10-151-1/+1
|
* SystemVerilog also has assume(), added implicit -D FORMALClifford Wolf2015-10-133-4/+5
|
* Added support for "parameter" and "localparam" in global contextClifford Wolf2015-10-071-0/+2
|
* Fixed complexity of assigning to vectors in constant functionsClifford Wolf2015-10-011-0/+3
|
* Fixed detection of unconditional $readmem[hb]Clifford Wolf2015-09-301-4/+11
|
* Bugfixes in $readmem[hb]Clifford Wolf2015-09-251-4/+7
|
* Fixed segfault in AstNode::asRealClifford Wolf2015-09-251-1/+1
|
* Added read-enable to memory modelClifford Wolf2015-09-252-1/+3
|
* Fixed AstNode::mkconst_bits() segfault on zero-sized constantClifford Wolf2015-09-241-1/+1
|
* Added read_verilog -nodpiClifford Wolf2015-09-231-0/+19
|
* Bugfix in handling of multi-dimensional memoriesClifford Wolf2015-09-231-2/+2
|
* Warning for $display/$write outside initial blockClifford Wolf2015-09-231-7/+8
|
* Fixed support for $write system taskClifford Wolf2015-09-231-1/+1
|
* Fixed detection of "task foo(bar);" syntax errorClifford Wolf2015-09-221-0/+2
|
* Fixed multi-level prefix resolvingClifford Wolf2015-09-221-0/+2
|
* Fixed segfault on invalid verilog constant 1'b_Clifford Wolf2015-09-221-1/+1
|
* Improvements to $display system taskAndrew Zonenberg2015-09-191-9/+22
|
* Added AST_INITIAL checks for $finish and $displayClifford Wolf2015-09-181-2/+9
|
* Initial implementation of $display()Andrew Zonenberg2015-09-181-1/+84
|
* Initial implementation of $finish()Andrew Zonenberg2015-09-181-2/+8
|
* gcc-4.6 build fixesClifford Wolf2015-09-011-1/+1
|
* Fixed handling of memory read without addressClifford Wolf2015-08-221-1/+1
|
* Small corrections to const2ast warning messagesClifford Wolf2015-08-171-2/+2
|