aboutsummaryrefslogtreecommitdiffstats
path: root/frontends
Commit message (Expand)AuthorAgeFilesLines
* verilog: fix width/sign detection for functionsZachary Snow2022-05-301-5/+7
* verilog: fix size and signedness of array querying functionsJannis Harder2022-05-302-3/+2
* verilog: fix $past's signednessJannis Harder2022-05-252-1/+2
* verilog: fix signedness when removing unreachable casesJannis Harder2022-05-241-0/+1
* fix text to fit 80 columnsMiodrag Milanovic2022-05-231-6/+9
* Update verific command file documentationMiodrag Milanovic2022-05-231-17/+19
* Use analysis mode if set in fileMiodrag Milanovic2022-05-231-2/+2
* verific: Use new value change logic also for $stable of wide signals.Jannis Harder2022-05-111-7/+29
* Merge pull request #3305 from jix/sva_value_change_logicJannis Harder2022-05-091-10/+25
|\
| * verific: Improve logic generated for SVA value change expressionsJannis Harder2022-05-091-10/+25
* | verific: Fix conditions of SVAs with explicit clocks within proceduresJannis Harder2022-05-033-5/+16
|/
* Ignore merging past ffs that we are not properly mergingMiodrag Milanovic2022-04-291-0/+1
* verific: allow memories to be inferred in loops (vhdl)Miodrag Milanovic2022-04-181-0/+1
* verific: allow memories to be inferred in loopsN. Engelhardt2022-04-151-0/+1
* sv: fix always_comb auto nosync for nested and function blocksZachary Snow2022-04-051-1/+11
* Preserve internal wires for external netsMiodrag Milanovic2022-04-011-1/+1
* Fix valgrind tests when using verificMiodrag Milanovic2022-03-301-0/+8
* Properly mark modules importedMiodrag Milanovic2022-03-261-2/+2
* Import verific netlist in consistent orderMiodrag Milanovic2022-03-252-23/+27
* Merge pull request #3206 from YosysHQ/micko/quote_removeMiodrag Milanović2022-03-041-1/+4
|\
| * Remove quotes if any from attributeMiodrag Milanovic2022-02-161-1/+4
* | fix handling of escaped chars in json backend and frontendN. Engelhardt2022-02-181-3/+31
|/
* verilog: support for time scale delay valuesZachary Snow2022-02-142-4/+16
* Fix access to whole sub-structs (#3086)Kamil Rakoczy2022-02-142-6/+18
* verilog: fix dynamic dynamic range asgn elabZachary Snow2022-02-111-17/+34
* verilog: fix const func eval with upto variablesZachary Snow2022-02-112-3/+11
* Merge pull request #3164 from zachjs/fix-ast-warnMiodrag Milanović2022-02-111-1/+1
|\
| * fix dumpAst() compilation warningZachary Snow2022-01-181-1/+1
* | Add ability to override verilog mode for verific -f commandMiodrag Milanovic2022-02-091-2/+44
* | Use bmux for NTO1MUXMiodrag Milanovic2022-02-021-16/+2
|/
* sv: auto add nosync to certain always_comb local varsZachary Snow2022-01-071-0/+127
* sv: fix size cast internal expression extensionZachary Snow2022-01-071-2/+9
* sv: fix size cast clipping expression widthZachary Snow2022-01-031-1/+2
* fix width detection of array querying function in case and case item expressionsZachary Snow2021-12-172-2/+5
* preprocessor: do not destroy double slash escaped identifiersThomas Sailer2021-12-151-0/+10
* Add YOSYS to the implicitly defined verilog macros in verificClaire Xenia Wolf2021-12-131-1/+2
* Merge pull request #3102 from YosysHQ/claire/enumxzMiodrag Milanović2021-12-101-1/+1
|\
| * Fix verific import of enum values with x and/or zClaire Xenia Wolf2021-12-101-1/+1
* | Update verific.ccClaire Xen2021-12-101-4/+7
* | If direction NONE use that from first bitMiodrag Milanovic2021-12-081-0/+7
|/
* Make sure cell names are unique for wide operatorsMiodrag Milanovic2021-12-031-2/+2
* Support parameters using struct as a wiretype (#3050)Kamil Rakoczy2021-11-161-7/+23
* No need to alocate more memory than usedMiodrag Milanovic2021-11-101-1/+0
* genrtlil: Fix displaying debug info in packagesKamil Rakoczy2021-11-101-1/+2
* Add "verific -cfg" commandClaire Xenia Wolf2021-11-011-2/+75
* Fix verific gclk handling for async-load FFsClaire Xenia Wolf2021-10-311-12/+67
* Enable async load dff emit by default in VerificMiodrag Milanovic2021-10-271-1/+1
* Revert "Compile option for enabling async load verific support"Miodrag Milanovic2021-10-271-4/+1
* verilog: use derived module info to elaborate cell connectionsZachary Snow2021-10-254-41/+291
* Split out logic for reprocessing an AstModuleRupert Swarbrick2021-10-252-24/+57
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-02 21:56:23 +0000