| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Added passing of various options to vhdl2verilog | Clifford Wolf | 2014-07-12 | 1 | -5/+36 |
| | | |||||
| * | Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys | Clifford Wolf | 2014-03-11 | 1 | -4/+12 |
| | | | | | (see https://github.com/cliffordwolf/yosys/pull/28) | ||||
| * | Fixed gcc compiler warning | Clifford Wolf | 2014-03-06 | 1 | -1/+2 |
| | | |||||
| * | Fixed vhdl2verilog temp dir name | Clifford Wolf | 2014-03-01 | 1 | -1/+1 |
| | | |||||
| * | Fixed vhdl2verilog help message | Clifford Wolf | 2014-03-01 | 1 | -3/+2 |
| | | |||||
| * | Added vhdl2verilog | Clifford Wolf | 2014-02-21 | 2 | -0/+155 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |