aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/lexer.l
Commit message (Expand)AuthorAgeFilesLines
* Changed frontend-api from FILE to std::istreamClifford Wolf2014-08-231-0/+3
* Added support for DPI function with different names in C and VerilogClifford Wolf2014-08-211-4/+4
* Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)Clifford Wolf2014-08-211-0/+22
* Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-311-0/+3
* Fixed counting verilog line numbers for "// synopsys translate_off" sectionsClifford Wolf2014-07-301-3/+3
* Added handling of real-valued parameters/localparamsClifford Wolf2014-06-141-2/+3
* Added Verilog lexer and parser support for real valuesClifford Wolf2014-06-131-0/+10
* Added read_verilog -sv options, added support for bit, logic,Clifford Wolf2014-06-121-1/+16
* added while and repeat support to verilog parserClifford Wolf2014-06-061-0/+2
* Fixed clang -Wdeprecated-register warningsClifford Wolf2014-04-201-0/+5
* Added support for `line compiler directiveClifford Wolf2014-03-111-0/+11
* Added Verilog support for "`default_nettype none"Clifford Wolf2014-02-171-0/+12
* Added Verilog parser support for assertsClifford Wolf2014-01-191-0/+2
* Added proper === and !== support in constant expressionsClifford Wolf2013-12-271-2/+2
* Enable {* .. *} feature per default (removes dependency to REJECT feature in ...Clifford Wolf2013-11-221-6/+2
* Implemented indexed part selectsClifford Wolf2013-11-201-0/+3
* Added "synthesis" in (synopsys|synthesis) comment supportClifford Wolf2013-11-201-6/+6
* fixed Verilog parser filename and line numbering issue with include filesJohann Glaser2013-08-211-0/+2
* Added support for notif0/notif1 primitivesJohann Glaser2013-08-201-1/+1
* Added support for bufif0/bufif1 primitivesClifford Wolf2013-08-191-1/+1
* Added defparam support to Verilog/AST frontendClifford Wolf2013-07-041-1/+2
* More fixes for bugs found using xsthammerClifford Wolf2013-06-131-2/+2
* Further improved and extended xsthammerClifford Wolf2013-06-111-0/+1
* Added support for verilog === operatorClifford Wolf2013-05-071-0/+2
* Improvements and bugfixes for generate blocks with local signalsClifford Wolf2013-03-261-1/+1
* initial importClifford Wolf2013-01-051-0/+264