aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verific
Commit message (Collapse)AuthorAgeFilesLines
* Added "yosys -D" featureClifford Wolf2016-04-211-1/+1
|
* Support for more Verific primitives (patch I got per email)Clifford Wolf2016-02-131-1/+31
|
* Bugfix in Verific front-endClifford Wolf2016-02-031-2/+5
|
* Updated verific build instructionsClifford Wolf2016-02-021-2/+0
|
* Added addBufGate module methodClifford Wolf2016-02-021-0/+5
|
* Added PRIM_DLATCHRS support to verific front-endClifford Wolf2015-11-241-0/+10
|
* Fixed performance bug in Verific importerClifford Wolf2015-11-161-10/+12
|
* Changes for Verific 3.16_484_32_151112Clifford Wolf2015-11-122-3/+6
|
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-251-5/+5
|
* Added read-enable to memory modelClifford Wolf2015-09-251-1/+2
|
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-141-1/+1
|
* Fixed trailing whitespacesClifford Wolf2015-07-021-3/+3
|
* Verific build fixesClifford Wolf2015-05-172-2/+2
|
* Added log_warning() APIClifford Wolf2014-11-091-1/+1
|
* Added "ENABLE_PLUGINS := 0" to verific amd64 build instructionsClifford Wolf2014-11-081-0/+1
|
* Header changes so it will compile on VSWilliam Speirs2014-10-171-2/+5
|
* Renamed SIZE() to GetSize() because of name collision on Win32Clifford Wolf2014-10-101-8/+8
|
* Corrected spelling mistakes found by lintianRuben Undheim2014-09-062-2/+2
|
* Added module->uniquify()Clifford Wolf2014-08-161-6/+2
|
* Renamed $_INV_ cell type to $_NOT_Clifford Wolf2014-08-151-3/+3
|
* Fixed building verific bindingsClifford Wolf2014-08-122-3/+3
|
* Fixed build of verific bindingsClifford Wolf2014-07-311-11/+11
|
* Added module->design and cell->module, wire->module pointersClifford Wolf2014-07-311-2/+2
|
* Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-311-1/+7
|
* Using log_assert() instead of assert()Clifford Wolf2014-07-281-1/+0
|
* Fixed verific bindings for new RTLIL apiClifford Wolf2014-07-272-55/+42
|
* Updated verific build/test instructionsClifford Wolf2014-07-252-13/+11
|
* Various fixes in Verific frontend for new RTLIL APIClifford Wolf2014-07-232-27/+55
|
* Fixed mapping of Verific WIDE_DFFRS operatorClifford Wolf2014-03-201-2/+2
|
* Fixed mapping of Verific FADD primitive with unconnected outputsClifford Wolf2014-03-201-4/+5
|
* Progress in Verific bindingsClifford Wolf2014-03-171-8/+51
|
* Progress in Verific bindingsClifford Wolf2014-03-171-5/+50
|
* Progress in Verific bindingsClifford Wolf2014-03-171-0/+2
|
* Added support for memories to verific bindingsClifford Wolf2014-03-162-1/+86
|
* Use Verific Net::{IsGnd,IsPwr} API in Verific bindingsClifford Wolf2014-03-161-27/+11
|
* Progress in Verific bindingsClifford Wolf2014-03-151-39/+16
|
* Progress in Verific bindingsClifford Wolf2014-03-151-7/+15
|
* Progress in Verific bindingsClifford Wolf2014-03-151-31/+31
|
* Progress in Verific bindingsClifford Wolf2014-03-141-13/+38
|
* Progress in Verific bindingsClifford Wolf2014-03-141-222/+338
|
* Progress in Verific bindingsClifford Wolf2014-03-131-10/+65
|
* Copy Verific vdbs files to Yosys "share" data directoryClifford Wolf2014-03-132-8/+23
|
* Added test_navre.ys for verific frontendClifford Wolf2014-03-131-0/+17
|
* Improved verific command (added support for some operators)Clifford Wolf2014-03-101-2/+160
|
* Improvements in verific commandClifford Wolf2014-03-101-59/+39
|
* Added "verific" commandClifford Wolf2014-03-092-0/+489