index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
verific
/
verific.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Encode filename unprintable chars
Miodrag Milanovic
2022-08-08
1
-1
/
+1
*
verific - make filepath handling compatible with verilog frontend
Miodrag Milanovic
2022-08-08
1
-15
/
+29
*
Setting wire upto in verific import
Miodrag Milanovic
2022-07-29
1
-2
/
+5
*
Upadte documentation and changelog
Miodrag Milanovic
2022-07-04
1
-0
/
+1
*
Update to new verific extensions inteface
Miodrag Milanovic
2022-06-30
1
-3
/
+29
*
Revert "use new verific extensions library"
Miodrag Milanovic
2022-06-21
1
-70
/
+54
*
use new verific extensions library
Miodrag Milanovic
2022-06-17
1
-54
/
+70
*
removed deprecated features code
Miodrag Milanovic
2022-06-13
1
-235
/
+0
*
verific: Added "-vlog-libext" option to specify search extension for libraries
Miodrag Milanovic
2022-06-09
1
-1
/
+16
*
verific: proper file location for readmem commands
Miodrag Milanovic
2022-06-04
1
-0
/
+33
*
fix text to fit 80 columns
Miodrag Milanovic
2022-05-23
1
-6
/
+9
*
Update verific command file documentation
Miodrag Milanovic
2022-05-23
1
-17
/
+19
*
Use analysis mode if set in file
Miodrag Milanovic
2022-05-23
1
-2
/
+2
*
verific: Use new value change logic also for $stable of wide signals.
Jannis Harder
2022-05-11
1
-7
/
+29
*
Merge pull request #3305 from jix/sva_value_change_logic
Jannis Harder
2022-05-09
1
-10
/
+25
|
\
|
*
verific: Improve logic generated for SVA value change expressions
Jannis Harder
2022-05-09
1
-10
/
+25
*
|
verific: Fix conditions of SVAs with explicit clocks within procedures
Jannis Harder
2022-05-03
1
-2
/
+6
|
/
*
Ignore merging past ffs that we are not properly merging
Miodrag Milanovic
2022-04-29
1
-0
/
+1
*
verific: allow memories to be inferred in loops (vhdl)
Miodrag Milanovic
2022-04-18
1
-0
/
+1
*
verific: allow memories to be inferred in loops
N. Engelhardt
2022-04-15
1
-0
/
+1
*
Preserve internal wires for external nets
Miodrag Milanovic
2022-04-01
1
-1
/
+1
*
Fix valgrind tests when using verific
Miodrag Milanovic
2022-03-30
1
-0
/
+8
*
Properly mark modules imported
Miodrag Milanovic
2022-03-26
1
-2
/
+2
*
Import verific netlist in consistent order
Miodrag Milanovic
2022-03-25
1
-22
/
+26
*
Remove quotes if any from attribute
Miodrag Milanovic
2022-02-16
1
-1
/
+4
*
Add ability to override verilog mode for verific -f command
Miodrag Milanovic
2022-02-09
1
-2
/
+44
*
Use bmux for NTO1MUX
Miodrag Milanovic
2022-02-02
1
-16
/
+2
*
Add YOSYS to the implicitly defined verilog macros in verific
Claire Xenia Wolf
2021-12-13
1
-1
/
+2
*
Merge pull request #3102 from YosysHQ/claire/enumxz
Miodrag Milanović
2021-12-10
1
-1
/
+1
|
\
|
*
Fix verific import of enum values with x and/or z
Claire Xenia Wolf
2021-12-10
1
-1
/
+1
*
|
Update verific.cc
Claire Xen
2021-12-10
1
-4
/
+7
*
|
If direction NONE use that from first bit
Miodrag Milanovic
2021-12-08
1
-0
/
+7
|
/
*
Make sure cell names are unique for wide operators
Miodrag Milanovic
2021-12-03
1
-2
/
+2
*
No need to alocate more memory than used
Miodrag Milanovic
2021-11-10
1
-1
/
+0
*
Add "verific -cfg" command
Claire Xenia Wolf
2021-11-01
1
-2
/
+75
*
Fix verific gclk handling for async-load FFs
Claire Xenia Wolf
2021-10-31
1
-12
/
+67
*
Enable async load dff emit by default in Verific
Miodrag Milanovic
2021-10-27
1
-1
/
+1
*
Revert "Compile option for enabling async load verific support"
Miodrag Milanovic
2021-10-27
1
-4
/
+1
*
Compile option for enabling async load verific support
Miodrag Milanovic
2021-10-25
1
-1
/
+4
*
Fix verific.cc PRIM_DLATCH handling
Claire Xenia Wolf
2021-10-21
1
-1
/
+7
*
Initial Verific impoter support for {PRIM,WIDE_OPER}_DLATCH{,RS}
Claire Xenia Wolf
2021-10-21
1
-4
/
+55
*
Option to disable verific VHDL support
Miodrag Milanovic
2021-10-20
1
-11
/
+43
*
Support PRIM_BUFIF1 primitive
Miodrag Milanovic
2021-10-14
1
-2
/
+2
*
Merge pull request #3039 from YosysHQ/claire/verific_aldff
Claire Xen
2021-10-11
1
-1
/
+90
|
\
|
*
Add Verific adffe/dffsre/aldffe FIXMEs
Claire Xenia Wolf
2021-10-11
1
-0
/
+3
|
*
Fixes and add comments for open FIXME items
Claire Xenia Wolf
2021-10-08
1
-1
/
+34
|
*
Add support for $aldff flip-flops to verific importer
Claire Xenia Wolf
2021-10-08
1
-1
/
+54
*
|
Import module attributes from Verific
Miodrag Milanovic
2021-10-10
1
-0
/
+1
|
/
*
verific set db_infer_set_reset_registers
Miodrag Milanovic
2021-10-04
1
-0
/
+1
*
update required verific version
Miodrag Milanovic
2021-09-02
1
-1
/
+1
[next]