index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
ast
Commit message (
Expand
)
Author
Age
Files
Lines
*
Improve read_verilog debug output capabilities
Clifford Wolf
2019-03-21
2
-10
/
+18
*
fix local name resolution in prefix constructs
Zachary Snow
2019-03-18
1
-1
/
+5
*
Improve handling of "full_case" attributes
Clifford Wolf
2019-03-14
1
-0
/
+9
*
Improve handling of memories used in mem index expressions on LHS of an assig...
Clifford Wolf
2019-03-12
1
-5
/
+16
*
Remove outdated "blocking assignment to memory" warning
Clifford Wolf
2019-03-12
1
-10
/
+0
*
Only set MEM2REG_FL_CONST_LHS/MEM2REG_FL_VAR_LHS for non-init writes, fixes #867
Clifford Wolf
2019-03-12
1
-6
/
+8
*
Merge pull request #858 from YosysHQ/clifford/svalabels
Clifford Wolf
2019-03-09
2
-3
/
+10
|
\
|
*
Add support for SVA labels in read_verilog
Clifford Wolf
2019-03-07
2
-3
/
+10
*
|
Fix handling of task output ports in clocked always blocks, fixes #857
Clifford Wolf
2019-03-07
1
-15
/
+18
|
/
*
Merge pull request #848 from YosysHQ/clifford/fix763
Clifford Wolf
2019-03-02
1
-1
/
+5
|
\
|
*
Fix error for wire decl in always block, fixes #763
Clifford Wolf
2019-03-02
1
-1
/
+5
*
|
Only run derive on blackbox modules when ports have dynamic size
Clifford Wolf
2019-03-02
2
-0
/
+20
|
/
*
Fix $global_clock handling vs autowire
Clifford Wolf
2019-03-02
1
-1
/
+1
*
Fix $readmem[hb] for mem2reg memories, fixes #785
Clifford Wolf
2019-03-02
1
-0
/
+35
*
Use mem2reg on memories that only have constant-index write ports
Clifford Wolf
2019-03-01
2
-0
/
+13
*
Fix handling of defparam for when default_nettype is none
Clifford Wolf
2019-02-24
1
-0
/
+4
*
Fixes related to handling of autowires and upto-ranges, fixes #814
Clifford Wolf
2019-02-21
2
-9
/
+12
*
Fix handling of expression width in $past, fixes #810
Clifford Wolf
2019-02-21
1
-1
/
+1
*
Fix segfault in printing of some internal error messages
Clifford Wolf
2019-02-21
1
-2
/
+2
*
Fix sign handling of real constants
Clifford Wolf
2019-02-13
1
-5
/
+4
*
Fix typographical and grammatical errors and inconsistencies.
whitequark
2019-01-02
1
-2
/
+2
*
Fix segfault in AST simplify
Clifford Wolf
2018-12-18
1
-0
/
+5
*
Make return value of $clog2 signed
Sylvain Munaut
2018-11-24
1
-1
/
+1
*
Various indenting fixes in AST front-end (mostly space vs tab issues)
Clifford Wolf
2018-11-04
3
-99
/
+69
*
Make and dependent upon LSB only
ZipCPU
2018-11-03
1
-2
/
+8
*
Do not generate "reg assigned in a continuous assignment" warnings for "rand ...
Clifford Wolf
2018-11-01
1
-2
/
+15
*
Improve read_verilog range out of bounds warning
Clifford Wolf
2018-10-20
1
-6
/
+6
*
Refactor code to avoid code duplication + added comments
Ruben Undheim
2018-10-20
3
-134
/
+108
*
Support for SystemVerilog interfaces as a port in the top level module + test...
Ruben Undheim
2018-10-20
1
-3
/
+105
*
Fixed memory leak
Ruben Undheim
2018-10-20
1
-0
/
+1
*
Merge pull request #659 from rubund/sv_interfaces
Clifford Wolf
2018-10-18
4
-14
/
+265
|
\
|
*
Documentation improvements etc.
Ruben Undheim
2018-10-13
2
-8
/
+35
|
*
Fix build error with clang
Ruben Undheim
2018-10-12
1
-1
/
+1
|
*
Support for 'modports' for System Verilog interfaces
Ruben Undheim
2018-10-12
3
-5
/
+68
|
*
Synthesis support for SystemVerilog interfaces
Ruben Undheim
2018-10-12
4
-14
/
+175
*
|
Merge pull request #638 from udif/pr_reg_wire_error
Clifford Wolf
2018-10-17
1
-0
/
+12
|
\
\
|
|
/
|
/
|
|
*
Fixed issue #630 by fixing a minor typo in the previous commit
Udi Finkelstein
2018-09-25
1
-2
/
+2
|
*
Merge branch 'master' into pr_reg_wire_error
Udi Finkelstein
2018-09-18
4
-237
/
+254
|
|
\
|
*
|
Fixed remaining cases where we check fo wire reg/wire incorrect assignments
Udi Finkelstein
2018-09-18
1
-0
/
+12
*
|
|
Fix for issue 594.
Tom Verbeure
2018-10-02
1
-1
/
+2
*
|
|
Add read_verilog $changed support
Dan Gisselquist
2018-10-01
1
-1
/
+4
*
|
|
Fix handling of $past 2nd argument in read_verilog
Clifford Wolf
2018-09-30
1
-1
/
+1
|
|
/
|
/
|
*
|
Added -no_dump_ptr flag for AST dump options in 'read_verilog'
Udi Finkelstein
2018-08-23
2
-8
/
+11
*
|
Merge pull request #591 from hzeller/virtual-override
Clifford Wolf
2018-08-15
1
-4
/
+4
|
\
\
|
*
|
Consistent use of 'override' for virtual methods in derived classes.
Henner Zeller
2018-07-20
1
-4
/
+4
*
|
|
Merge pull request #590 from hzeller/remaining-file-error
Clifford Wolf
2018-08-15
1
-15
/
+15
|
\
\
\
|
*
|
|
Fix remaining log_file_error(); emit dependent file references in new line.
Henner Zeller
2018-07-20
1
-15
/
+15
|
|
/
/
*
|
|
Merge pull request #513 from udif/pr_reg_wire_error
Clifford Wolf
2018-08-15
3
-2
/
+50
|
\
\
\
|
|
/
/
|
/
|
/
|
|
/
|
*
Modified errors into warnings
Udi Finkelstein
2018-06-05
3
-7
/
+40
|
*
This PR should be the base for discussion, do not merge it yet!
Udi Finkelstein
2018-03-11
3
-2
/
+17
[next]