index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
ast
Commit message (
Expand
)
Author
Age
Files
Lines
...
|
*
|
|
Allow %0s $display format specifier
Zachary Snow
2020-08-09
1
-1
/
+1
|
|
|
/
|
|
/
|
*
|
|
Merge pull request #2338 from zachjs/const-branch-finish
clairexen
2020-08-18
1
-4
/
+4
|
\
\
\
|
*
|
|
Propagate const_fold through generate blocks and branches
Zachary Snow
2020-08-09
1
-4
/
+4
|
|
/
/
*
|
|
Merge pull request #2317 from zachjs/expand-genblock
clairexen
2020-08-18
2
-42
/
+83
|
\
\
\
|
*
|
|
Fix generate scoping issues
Zachary Snow
2020-07-31
2
-42
/
+83
|
|
/
/
*
|
|
Merge branch 'const-func-block-var' of https://github.com/zachjs/yosys into z...
Claire Wolf
2020-08-18
1
-26
/
+29
|
\
\
\
|
*
|
|
Allow blocks with declarations within constant functions
Zachary Snow
2020-07-25
1
-18
/
+21
*
|
|
|
Merge pull request #2281 from zachjs/const-real
clairexen
2020-08-18
1
-3
/
+11
|
\
\
\
\
|
|
_
|
/
/
|
/
|
|
|
|
*
|
|
Allow reals as constant function parameters
Zachary Snow
2020-07-19
1
-3
/
+11
|
|
/
/
*
|
|
Merge pull request #2301 from zachjs/for-loop-errors
clairexen
2020-07-28
1
-17
/
+19
|
\
\
\
|
*
|
|
Clearer for loop error messages
Zachary Snow
2020-07-25
1
-17
/
+19
|
|
/
/
*
/
/
Avoid generating wires for function args which are constant
Zachary Snow
2020-07-24
1
-0
/
+28
|
/
/
*
|
Add AST_EDGE support to AstNode::detect_latch(), fixes #2241
Claire Wolf
2020-07-10
1
-0
/
+2
*
|
Merge pull request #2179 from splhack/static-cast
clairexen
2020-07-01
4
-0
/
+34
|
\
\
|
*
|
static cast: simplify
Kazuki Sakamoto
2020-06-19
1
-0
/
+7
|
*
|
static cast: support changing size and signedness
Kazuki Sakamoto
2020-06-19
4
-0
/
+27
*
|
|
Allow constant function calls in for loops and generate if and case
Zachary Snow
2020-06-29
1
-1
/
+5
*
|
|
Remove YS_ATTRIBUTE(unused) where present just for log_assert()/log_debug().
whitequark
2020-06-19
1
-1
/
+1
|
/
/
*
|
Use C++11 final/override keywords.
whitequark
2020-06-18
1
-5
/
+5
*
|
Merge pull request #2112 from YosysHQ/claire/fix2040
clairexen
2020-06-09
2
-0
/
+58
|
\
\
|
|
/
|
/
|
|
*
Add latch detection for use_case_method in part-select write, fixes #2040
Claire Wolf
2020-06-04
2
-0
/
+58
*
|
Support packed arrays in struct/union.
Peter Crozier
2020-06-07
1
-12
/
+131
|
/
*
Merge pull request #2041 from PeterCrozier/struct
clairexen
2020-06-04
4
-103
/
+310
|
\
|
*
Merge branch 'master' into struct
Peter Crozier
2020-06-03
2
-4
/
+23
|
|
\
|
*
|
Generalise structs and add support for packed unions.
Peter Crozier
2020-05-12
4
-40
/
+109
|
*
|
Implement SV structs.
Peter Crozier
2020-05-08
4
-103
/
+241
*
|
|
Merge pull request #2006 from jersey99/signed-in-rtlil-wire
whitequark
2020-06-04
1
-0
/
+1
|
\
\
\
|
|
_
|
/
|
/
|
|
|
*
|
Preserve 'signed'-ness of a verilog wire through RTLIL
Vamsi K Vytla
2020-04-27
1
-0
/
+1
*
|
|
Merge pull request #2029 from whitequark/fix-simplify-memory-sv_logic
clairexen
2020-05-29
1
-2
/
+2
|
\
\
\
|
*
|
|
ast/simplify: don't bitblast async ROMs declared as `logic`.
whitequark
2020-05-05
1
-2
/
+2
*
|
|
|
Add force_downto and force_upto wire attributes.
Marcelina KoĆcielnicka
2020-05-19
2
-1
/
+20
*
|
|
|
Merge pull request #2027 from YosysHQ/eddie/verilog_neg_upto
Claire Wolf
2020-05-14
1
-1
/
+1
|
\
\
\
\
|
|
_
|
_
|
/
|
/
|
|
|
|
*
|
|
ast: swap range regardless of range_left >= 0
Eddie Hung
2020-05-04
1
-1
/
+1
*
|
|
|
Merge pull request #2022 from Xiretza/fallthroughs
whitequark
2020-05-08
2
-4
/
+5
|
\
\
\
\
|
*
|
|
|
Add YS_FALLTHROUGH macro to mark case fall-through
Xiretza
2020-05-07
2
-4
/
+5
*
|
|
|
|
Merge pull request #2005 from YosysHQ/claire/fix1990
Claire Wolf
2020-05-07
4
-14
/
+80
|
\
\
\
\
\
|
|
/
/
/
/
|
/
|
|
|
|
|
*
|
|
|
Fix handling of signed indices in bit slices
Claire Wolf
2020-05-02
1
-3
/
+8
|
*
|
|
|
Add AST_SELFSZ and improve handling of bit slices
Claire Wolf
2020-05-02
4
-5
/
+20
|
*
|
|
|
Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offs...
Claire Wolf
2020-05-02
4
-7
/
+53
|
|
|
/
/
|
|
/
|
|
*
|
|
|
Merge pull request #2025 from YosysHQ/eddie/frontend_cleanup
Eddie Hung
2020-05-05
2
-13
/
+13
|
\
\
\
\
|
*
|
|
|
frontend: cleanup to use more ID::*, more dict<> instead of map<>
Eddie Hung
2020-05-04
2
-13
/
+13
|
|
|
/
/
|
|
/
|
|
*
/
|
|
verilog: set src attribute for primitives
Eddie Hung
2020-05-04
1
-1
/
+3
|
/
/
/
*
|
|
Merge pull request #1996 from boqwxp/rtlil_source_locations
Eddie Hung
2020-05-04
1
-13
/
+13
|
\
\
\
|
|
/
/
|
/
|
|
|
*
|
frontend: Include complete source location instead of just `location.first_li...
Alberto Gonzalez
2020-05-01
1
-13
/
+13
|
|
/
*
/
Clear current_scope when done with RTLIL generation, fixes #1837
Claire Wolf
2020-04-22
1
-0
/
+4
|
/
*
ilang, ast: Store parameter order and default value information.
Marcelina KoĆcielnicka
2020-04-21
2
-3
/
+4
*
Merge pull request #1851 from YosysHQ/claire/bitselwrite
Claire Wolf
2020-04-21
4
-15
/
+207
|
\
|
*
Make mask-and-shift the default for bitselwrite
Claire Wolf
2020-04-16
1
-1
/
+1
|
*
Add LookaheadRewriter for proper bitselwrite support
Claire Wolf
2020-04-16
4
-4
/
+144
|
*
Improved rewrite code for writing to bit slice (disabled for now)
Claire Wolf
2020-04-15
1
-12
/
+64
[prev]
[next]