aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/ast
Commit message (Expand)AuthorAgeFilesLines
* Encode filename unprintable charsMiodrag Milanovic2022-08-082-26/+26
* verilog: fix width/sign detection for functionsZachary Snow2022-05-301-5/+7
* verilog: fix size and signedness of array querying functionsJannis Harder2022-05-302-3/+2
* verilog: fix $past's signednessJannis Harder2022-05-252-1/+2
* verilog: fix signedness when removing unreachable casesJannis Harder2022-05-241-0/+1
* sv: fix always_comb auto nosync for nested and function blocksZachary Snow2022-04-051-1/+11
* Fix access to whole sub-structs (#3086)Kamil Rakoczy2022-02-142-6/+18
* verilog: fix dynamic dynamic range asgn elabZachary Snow2022-02-111-17/+34
* verilog: fix const func eval with upto variablesZachary Snow2022-02-112-3/+11
* fix dumpAst() compilation warningZachary Snow2022-01-181-1/+1
* sv: auto add nosync to certain always_comb local varsZachary Snow2022-01-071-0/+127
* sv: fix size cast internal expression extensionZachary Snow2022-01-071-2/+9
* sv: fix size cast clipping expression widthZachary Snow2022-01-031-1/+2
* fix width detection of array querying function in case and case item expressionsZachary Snow2021-12-172-2/+5
* Support parameters using struct as a wiretype (#3050)Kamil Rakoczy2021-11-161-7/+23
* genrtlil: Fix displaying debug info in packagesKamil Rakoczy2021-11-101-1/+2
* verilog: use derived module info to elaborate cell connectionsZachary Snow2021-10-254-41/+291
* Split out logic for reprocessing an AstModuleRupert Swarbrick2021-10-252-24/+57
* verilog: fix multiple AST_PREFIX scope resolution issuesZachary Snow2021-09-211-4/+9
* Generate an RTLIL representation of bind constructsRupert Swarbrick2021-08-136-2/+193
* genrtlil: add width detection for AST_PREFIX nodesZachary Snow2021-07-291-0/+8
* verilog: Emit $meminit_v2 cell.Marcelina Kościelnicka2021-07-284-51/+83
* Add support for parsing the SystemVerilog 'bind' constructRupert Swarbrick2021-07-163-1/+8
* sv: fix two struct access bugsZachary Snow2021-07-153-1/+10
* rtlil: Make Process handling more uniform with Cell and Wire.Marcelina Kościelnicka2021-07-121-3/+1
* sv: fix a few struct and enum memory leaksZachary Snow2021-07-061-0/+7
* ast: delete wires and localparams after finishing const evaluationXiretza2021-06-141-0/+8
* verilog: fix leaking ASTNodesXiretza2021-06-141-0/+5
* ast: fix error condition causing assert to failXiretza2021-06-141-2/+1
* Merge pull request #2817 from YosysHQ/claire/fixemailsClaire Xen2021-06-095-5/+5
|\
| * Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-085-5/+5
* | verilog: check for module scope identifiers during width detectionZachary Snow2021-06-083-13/+30
* | mem2reg: tolerate out of bounds constant accessesZachary Snow2021-06-081-5/+42
|/
* sv: support tasks and functions within packagesZachary Snow2021-06-012-1/+21
* verilog: fix case expression sign and width handlingZachary Snow2021-05-253-12/+49
* Change the type of current_module to ModuleRupert Swarbrick2021-05-132-24/+26
* Use range-based for loop in AST::processRupert Swarbrick2021-05-131-21/+21
* ast: make design available to process_module()Zachary Snow2021-03-241-8/+8
* ast: Use better parameter serialization for paramod names.Marcelina Kościelnicka2021-03-181-2/+25
* verilog: fix buf/not primitives with multiple outputsXiretza2021-03-171-4/+15
* verilog: support module scope identifiers in parametric modulesZachary Snow2021-03-161-4/+8
* sv: allow globals in one file to depend on globals in anotherZachary Snow2021-03-122-1/+1
* verilog: disallow overriding global parametersZachary Snow2021-03-111-0/+2
* Merge pull request #2643 from zachjs/fix-param-no-default-logwhitequark2021-03-081-1/+1
|\
| * Fix param without default log lineZachary Snow2021-03-071-1/+1
* | verilog: Use proc memory writes in the frontend.Marcelina Kościelnicka2021-03-084-29/+89
|/
* Merge pull request #2626 from zachjs/param-no-defaultwhitequark2021-03-071-2/+27
|\
| * sv: support for parameters without default valuesZachary Snow2021-03-021-2/+27
* | Merge pull request #2632 from zachjs/width-limitwhitequark2021-03-071-0/+6
|\ \
| * | verilog: impose limit on maximum expression widthZachary Snow2021-03-041-0/+6
| |/
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-15 21:56:29 +0000