aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/ast
Commit message (Expand)AuthorAgeFilesLines
* Generate an RTLIL representation of bind constructsRupert Swarbrick2021-08-136-2/+193
* genrtlil: add width detection for AST_PREFIX nodesZachary Snow2021-07-291-0/+8
* verilog: Emit $meminit_v2 cell.Marcelina Kościelnicka2021-07-284-51/+83
* Add support for parsing the SystemVerilog 'bind' constructRupert Swarbrick2021-07-163-1/+8
* sv: fix two struct access bugsZachary Snow2021-07-153-1/+10
* rtlil: Make Process handling more uniform with Cell and Wire.Marcelina Kościelnicka2021-07-121-3/+1
* sv: fix a few struct and enum memory leaksZachary Snow2021-07-061-0/+7
* ast: delete wires and localparams after finishing const evaluationXiretza2021-06-141-0/+8
* verilog: fix leaking ASTNodesXiretza2021-06-141-0/+5
* ast: fix error condition causing assert to failXiretza2021-06-141-2/+1
* Merge pull request #2817 from YosysHQ/claire/fixemailsClaire Xen2021-06-095-5/+5
|\
| * Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-085-5/+5
* | verilog: check for module scope identifiers during width detectionZachary Snow2021-06-083-13/+30
* | mem2reg: tolerate out of bounds constant accessesZachary Snow2021-06-081-5/+42
|/
* sv: support tasks and functions within packagesZachary Snow2021-06-012-1/+21
* verilog: fix case expression sign and width handlingZachary Snow2021-05-253-12/+49
* Change the type of current_module to ModuleRupert Swarbrick2021-05-132-24/+26
* Use range-based for loop in AST::processRupert Swarbrick2021-05-131-21/+21
* ast: make design available to process_module()Zachary Snow2021-03-241-8/+8
* ast: Use better parameter serialization for paramod names.Marcelina Kościelnicka2021-03-181-2/+25
* verilog: fix buf/not primitives with multiple outputsXiretza2021-03-171-4/+15
* verilog: support module scope identifiers in parametric modulesZachary Snow2021-03-161-4/+8
* sv: allow globals in one file to depend on globals in anotherZachary Snow2021-03-122-1/+1
* verilog: disallow overriding global parametersZachary Snow2021-03-111-0/+2
* Merge pull request #2643 from zachjs/fix-param-no-default-logwhitequark2021-03-081-1/+1
|\
| * Fix param without default log lineZachary Snow2021-03-071-1/+1
* | verilog: Use proc memory writes in the frontend.Marcelina Kościelnicka2021-03-084-29/+89
|/
* Merge pull request #2626 from zachjs/param-no-defaultwhitequark2021-03-071-2/+27
|\
| * sv: support for parameters without default valuesZachary Snow2021-03-021-2/+27
* | Merge pull request #2632 from zachjs/width-limitwhitequark2021-03-071-0/+6
|\ \
| * | verilog: impose limit on maximum expression widthZachary Snow2021-03-041-0/+6
| |/
* / sv: fix some edge cases for unbased unsized literalsZachary Snow2021-03-062-1/+23
|/
* Merge pull request #2615 from zachjs/genrtlil-conflictwhitequark2021-03-011-12/+37
|\
| * genrtlil: improve name conflict error messagingZachary Snow2021-02-261-12/+37
* | Implement $countones, $isunknown and $onehot{,0}Michael Singer2021-02-261-0/+28
* | Implement $countbits functionMichael Singer2021-02-261-0/+59
* | Extend simplify() recursion warningZachary Snow2021-02-261-1/+1
|/
* frontend: Make helper functions for printing locations.Marcelina Kościelnicka2021-02-234-57/+71
* Merge pull request #2594 from zachjs/func-arg-widthwhitequark2021-02-232-10/+30
|\
| * verilog: fix sizing of constant args for tasks/functionsZachary Snow2021-02-212-10/+30
* | verilog: support recursive functions using ternary expressionsZachary Snow2021-02-123-19/+119
|/
* Merge pull request #2573 from zachjs/repeat-callwhitequark2021-02-112-72/+82
|\
| * verilog: refactored constant function evaluationZachary Snow2021-02-042-72/+82
* | genrtlil: fix signed port connection codegen failuresZachary Snow2021-02-051-1/+5
|/
* Merge pull request #2529 from zachjs/unnamed-genblkwhitequark2021-02-042-131/+141
|\
| * verilog: significant block scoping improvementsZachary Snow2021-01-312-131/+141
* | ast: fix dump_vlog display of casex/casezMarcelina Kościelnicka2021-01-291-2/+2
|/
* dpi: Support for chandle typeDavid Shah2021-01-231-1/+16
* Fix input/output attributes when resolving typedef of wireKamil Rakoczy2021-01-181-0/+3
* verilog: improved support for recursive functionsZachary Snow2020-12-312-8/+28
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 05:03:54 +0000