aboutsummaryrefslogtreecommitdiffstats
path: root/backends/aiger
Commit message (Expand)AuthorAgeFilesLines
* Do not sigmap keep bits inside write_xaigerEddie Hung2019-11-251-1/+1
* write_xaiger back to working with whole modules onlyEddie Hung2019-11-221-5/+2
* Revert "write_xaiger to not use module POs but only write outputs if driven"Eddie Hung2019-11-221-23/+11
* write_xaiger to not use module POs but only write outputs if drivenEddie Hung2019-11-211-11/+23
* abc9 to support async flops $_DFF_[NP][NP][01]_Eddie Hung2019-11-191-1/+2
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-191-0/+3
|\
| * Fix write_aiger bug added in 524af21Clifford Wolf2019-11-041-0/+3
* | Rename $currQ to $abc9_currQEddie Hung2019-10-071-8/+8
* | Get rid of latch_* in write_xaigerEddie Hung2019-10-071-7/+1
* | Remove "write_xaiger -zinit"Eddie Hung2019-10-071-16/+6
* | Add comment on default flop initEddie Hung2019-10-071-0/+1
* | Get rid of output_port lookupEddie Hung2019-10-071-14/+8
* | Do not require changes to cells_sim.v; try and work out comb modelEddie Hung2019-10-051-48/+70
* | Error if $currQ not foundEddie Hung2019-10-051-0/+4
* | Fix merge issuesEddie Hung2019-10-041-1/+1
* | Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dffEddie Hung2019-10-041-11/+11
|\|
| * Rename abc_* names/attributes to more precisely be abc9_*Eddie Hung2019-10-041-9/+9
* | No need to punch ports at allEddie Hung2019-09-301-0/+24
* | Remove need for $currQ port connectionEddie Hung2019-09-301-3/+3
* | CleanupEddie Hung2019-09-301-100/+3
* | Use a cell_cache to instantiate once rather than opt_merge callEddie Hung2019-09-301-15/+15
* | scc call on active module module only, plus cleanupEddie Hung2019-09-301-8/+12
* | Use derived moduleEddie Hung2019-09-301-22/+5
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-09-291-8/+8
|\|
| * Merge pull request #1359 from YosysHQ/xc7dspEddie Hung2019-09-291-8/+8
| |\
| | * "abc_padding" attr for blackbox outputs that were padded, remove them laterEddie Hung2019-09-231-1/+6
| | * Force $inout.out ports to begin with '$' to indicate internalEddie Hung2019-09-231-1/+1
| | * When two boxes connect to each other, need not be a (* keep *)Eddie Hung2019-09-191-6/+1
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-09-292-2/+2
|\| |
| * | Add aiger and protobuf backends binary supportMiodrag Milanovic2019-09-281-1/+1
| * | Support binary files for backends, fixes #1407Miodrag Milanovic2019-09-281-1/+1
| |/
* | Big rework; flop info now mostly in cells_sim.vEddie Hung2019-09-281-62/+93
* | Use abc_mergeability attr for "r" extensionEddie Hung2019-09-271-58/+66
* | Fix infinite recursionEddie Hung2019-09-271-1/+1
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-09-272-8/+27
|\|
| * Add "write_aiger -L"Clifford Wolf2019-09-181-5/+16
| * Recognise built-in types (e.g. $_DFF_*)Eddie Hung2019-08-301-3/+3
| * Revert "Revert "Fix omode which inserts an output if none exists (otherwise a...Eddie Hung2019-08-281-7/+8
| * Revert "Output "h" extension only if boxes"Eddie Hung2019-08-281-32/+28
| * Output "h" extension only if boxesEddie Hung2019-08-211-28/+32
| * Revert "Fix omode which inserts an output if none exists (otherwise abc9 brea...Eddie Hung2019-08-211-8/+7
| * Fix omode which inserts an output if none exists (otherwise abc9 breaks)Eddie Hung2019-08-201-7/+8
| * Revert "Only xaig if GetSize(output_bits) > 0"Eddie Hung2019-08-201-149/+147
| * Only xaig if GetSize(output_bits) > 0Eddie Hung2019-08-201-147/+149
* | Revert "Remove sequential extension"Eddie Hung2019-08-201-29/+270
|/
* Remove sequential extensionEddie Hung2019-08-201-270/+29
* Do not sigmap!Eddie Hung2019-08-201-2/+2
* Minor refactorEddie Hung2019-08-201-7/+6
* Output i/o/h extensions even if no boxes or flopsEddie Hung2019-08-191-65/+66
* Add (* abc_arrival *) attributeEddie Hung2019-08-191-9/+66