| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Merge branch 'master' of github.com:cliffordwolf/yosys | Clifford Wolf | 2015-05-22 | 1 | -19/+23 | |
| |\ | ||||||
| | * | Some fixes for $mem in verilog back-end | Clifford Wolf | 2015-05-20 | 1 | -19/+23 | |
| | | | ||||||
| * | | preserve used $-wires with init attribute in opt_clean | Clifford Wolf | 2015-05-22 | 1 | -1/+1 | |
| |/ | ||||||
| * | bugfix in blif front-end | Clifford Wolf | 2015-05-18 | 2 | -6/+6 | |
| | | ||||||
| * | added vloghtb test_febe.sh | Clifford Wolf | 2015-05-17 | 2 | -0/+49 | |
| | | ||||||
| * | Improved .latch support in BLIF front-end | Clifford Wolf | 2015-05-17 | 1 | -3/+30 | |
| | | ||||||
| * | Added read_blif command | Clifford Wolf | 2015-05-17 | 2 | -1/+33 | |
| | | ||||||
| * | Generalized blifparse API | Clifford Wolf | 2015-05-17 | 3 | -21/+31 | |
| | | ||||||
| * | abc/blifparse files reorganization | Clifford Wolf | 2015-05-17 | 7 | -8/+9 | |
| | | ||||||
| * | Verific build fixes | Clifford Wolf | 2015-05-17 | 5 | -7/+7 | |
| | | ||||||
| * | Added .barbuf support to abc BLIF parser | Clifford Wolf | 2015-05-13 | 1 | -0/+20 | |
| | | ||||||
| * | changed file() to open() in python scripts | Clifford Wolf | 2015-05-11 | 4 | -11/+11 | |
| | | ||||||
| * | Merge pull request #63 from wluker/verilog-backend-mem | Clifford Wolf | 2015-05-11 | 1 | -1/+2 | |
| |\ | | | | | Fixed bug in $mem cell verilog code generation. | |||||
| | * | Fixed bug in $mem cell verilog code generation. | luke whittlesey | 2015-05-11 | 1 | -11/+12 | |
| | | | ||||||
| * | | Disabled broken $mem support in verilog backend | Clifford Wolf | 2015-05-10 | 1 | -11/+11 | |
| |/ | ||||||
| * | Merge pull request #62 from wluker/verilog-backend-mem | Clifford Wolf | 2015-05-10 | 1 | -1/+164 | |
| |\ | | | | | Added support for $mem cells in the verilog backend. | |||||
| | * | Made changes recommended by Clifford Wolf ... | luke whittlesey | 2015-05-10 | 1 | -22/+11 | |
| | | | | | | | | | | | | | Removed bit_check_equal(), used RTLIL::SigBit for individual bits, used dict<> instead of std::map, and used RTLIL::SigSpec instead of std::vector. | |||||
| | * | Verilog backend for $mem cells should now be able to handle different | luke whittlesey | 2015-05-08 | 1 | -50/+105 | |
| | | | | | | | | | write-enable bits and RD_TRANSPARENT parameter settings. | |||||
| | * | Added support for $mem cells in the verilog backend. | luke whittlesey | 2015-05-07 | 1 | -1/+120 | |
| |/ | ||||||
| * | Fixed memory_unpack for initialized memories | Clifford Wolf | 2015-04-29 | 1 | -0/+17 | |
| | | ||||||
| * | Preserve important attributes in splitnets | Clifford Wolf | 2015-04-29 | 1 | -0/+13 | |
| | | ||||||
| * | Added $eq/$neq -> $logic_not/$reduce_bool optimization | Clifford Wolf | 2015-04-29 | 4 | -1/+38 | |
| | | ||||||
| * | ice40_opt bugfix | Clifford Wolf | 2015-04-27 | 2 | -6/+4 | |
| | | ||||||
| * | iCE40: SB_CARRY const fold -> unmap SB_LUT | Clifford Wolf | 2015-04-27 | 1 | -3/+44 | |
| | | ||||||
| * | Added simplemap $lut support | Clifford Wolf | 2015-04-27 | 3 | -8/+27 | |
| | | ||||||
| * | Added iCE40 const folding support for SB_CARRY | Clifford Wolf | 2015-04-27 | 3 | -2/+134 | |
| | | ||||||
| * | Initialization support for all iCE40 bram modes | Clifford Wolf | 2015-04-26 | 8 | -28/+65 | |
| | | ||||||
| * | initialized iCE40 brams (mode 0) | Clifford Wolf | 2015-04-25 | 5 | -54/+261 | |
| | | ||||||
| * | improved iCE40 SB_RAM40_4K simulation model | Clifford Wolf | 2015-04-25 | 1 | -59/+83 | |
| | | ||||||
| * | Updated ABC to hg rev 779de2de1481 | Clifford Wolf | 2015-04-25 | 1 | -1/+1 | |
| | | ||||||
| * | More iCE40 bram improvements | Clifford Wolf | 2015-04-25 | 4 | -51/+69 | |
| | | ||||||
| * | Improved attributes API and handling of "src" attributes | Clifford Wolf | 2015-04-24 | 7 | -27/+119 | |
| | | ||||||
| * | iCE40 bram progress | Clifford Wolf | 2015-04-24 | 2 | -16/+35 | |
| | | ||||||
| * | iCE40 bram tests and fixes | Clifford Wolf | 2015-04-24 | 6 | -16/+181 | |
| | | ||||||
| * | Added ice40 bram support | Clifford Wolf | 2015-04-24 | 4 | -1/+192 | |
| | | ||||||
| * | Fixed memory_share for unconditional write with part select to memory | Clifford Wolf | 2015-04-22 | 1 | -0/+3 | |
| | | ||||||
| * | iCE40: Added SB_RAM40_4K{,NR,NW,NRNW}* models | Clifford Wolf | 2015-04-19 | 1 | -13/+289 | |
| | | ||||||
| * | Verilog front-end: define `BLACKBOX in -lib mode | Clifford Wolf | 2015-04-19 | 1 | -1/+2 | |
| | | ||||||
| * | added sync reset to ice40 test_ffs.sh | Clifford Wolf | 2015-04-18 | 3 | -6/+20 | |
| | | ||||||
| * | Added ice40 test_arith | Clifford Wolf | 2015-04-18 | 2 | -0/+13 | |
| | | ||||||
| * | Added ice40 SB_CARRY support | Clifford Wolf | 2015-04-18 | 3 | -2/+81 | |
| | | ||||||
| * | don't consider blackbox modules in "sat" command | Clifford Wolf | 2015-04-18 | 1 | -7/+5 | |
| | | ||||||
| * | Improved handling of init values in opt_rmdff | Clifford Wolf | 2015-04-18 | 1 | -11/+9 | |
| | | | | | based on a patch by Mingyu Gao, user gaomy3832 on github | |||||
| * | Bugfix for $_DFF_?_ in "dff2dffe -direct-match" | Clifford Wolf | 2015-04-17 | 1 | -2/+2 | |
| | | ||||||
| * | Added mapping of synchronous set/reset to iCE40 flow | Clifford Wolf | 2015-04-17 | 3 | -4/+130 | |
| | | ||||||
| * | Improved "maccmap" help message | Clifford Wolf | 2015-04-16 | 1 | -2/+2 | |
| | | ||||||
| * | A "#" does start a comment, not a label. | Clifford Wolf | 2015-04-16 | 1 | -0/+3 | |
| | | ||||||
| * | Changed ice40 ICESTORM_CARRYCONST port name | Clifford Wolf | 2015-04-16 | 1 | -2/+2 | |
| | | ||||||
| * | Fixed "dff2dffe -direct-match" | Clifford Wolf | 2015-04-16 | 2 | -12/+25 | |
| | | ||||||
| * | Added simple ice40 dff tests | Clifford Wolf | 2015-04-16 | 3 | -0/+49 | |
| | | ||||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |