aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* | | Merge pull request #2371 from whitequark/cxxrtl-debug-infowhitequark2020-09-033-30/+177
|\ \ \ | | | | | | | | cxxrtl: expose port direction and driver kind in debug information
| * | | cxxrtl: expose driver kind in debug information.whitequark2020-09-023-12/+112
| | | | | | | | | | | | | | | | | | | | | | | | This can be useful to determine whether the wire should be a part of a design checkpoint, whether it can be used to override design state, and whether driving it may cause a conflict.
| * | | cxxrtl: improve handling of FFs with async inputs (other than CLK).whitequark2020-09-021-22/+23
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Before this commit, the meaning of "sync def" included some flip-flop cells but not others. There was no actual reason for this; it was just poorly defined. After this commit, a "sync def" means that a wire holds design state because it is connected directly to a flip-flop output, and may never be unbuffered. This is not affected by presence of async inputs.
| * | | cxxrtl: expose port direction in debug information.whitequark2020-09-023-5/+51
| | | | | | | | | | | | | | | | | | | | | | | | This can be useful to distinguish e.g. a combinatorially driven wire with type `CXXRTL_VALUE` from a module input with the same type, as well as general introspection.
| * | | cxxrtl: fix typo in comment. NFC.whitequark2020-09-021-1/+1
| | | |
| * | | cxxrtl: fix inaccuracy in CXXRTL_ALIAS documentation. NFC.whitequark2020-09-021-1/+1
| | | | | | | | | | | | | | | | | | | | Nodes driven by a constant value have type CXXRTL_VALUE and their `next` pointer set to NULL. (This is already documented.)
* | | | Bump versionYosys Bot2020-09-031-1/+1
|/ / /
* | | Use latest verificMiodrag Milanovic2020-09-021-1/+1
| | |
* | | Bump versionYosys Bot2020-09-021-1/+1
| | |
* | | Merge pull request #2352 from zachjs/const-func-localparamclairexen2020-09-012-3/+18
|\ \ \ | | | | | | | | Allow localparams in constant functions
| * | | Allow localparams in constant functionsZachary Snow2020-08-202-3/+18
| | | |
* | | | Merge pull request #2366 from zachjs/library-formatclairexen2020-09-011-0/+11
|\ \ \ \ | | | | | | | | | | Simple support for %l format specifier
| * | | | Simple support for %l format specifierZachary Snow2020-08-291-0/+11
| |/ / / | | | | | | | | | | | | | | | | Yosys doesn't support libraries, so this provides the same behavior as %m, as some other tools have opted to do.
* | | | Merge pull request #2353 from zachjs/top-scopeclairexen2020-09-012-0/+23
|\ \ \ \ | | | | | | | | | | Module name scope support
| * | | | Module name scope supportZachary Snow2020-08-202-0/+23
| |/ / /
* | | | Merge pull request #2365 from zachjs/const-arg-loop-split-typeclairexen2020-09-012-3/+24
|\ \ \ \ | | | | | | | | | | Fix constant args used with function ports split across declarations
| * | | | Fix constant args used with function ports split across declarationsZachary Snow2020-08-292-3/+24
| |/ / /
* | / / Bump versionYosys Bot2020-09-011-1/+1
| |/ / |/| |
* | | Reorder to prevent crashMiodrag Milanovic2020-08-311-3/+3
| | |
* | | Merge pull request #2368 from YosysHQ/verific_portrangeclairexen2020-08-311-11/+20
|\ \ \ | | | | | | | | Fix import of VHDL enums
| * | | ast recognize lower case x and z and verific gives upper caseMiodrag Milanovic2020-08-301-2/+6
| | | |
| * | | Do not check for 1 and 0 onlyMiodrag Milanovic2020-08-301-6/+0
| | | |
| * | | Fix import of VHDL enumsMiodrag Milanovic2020-08-301-11/+22
|/ / /
* | | Bump versionYosys Bot2020-08-301-1/+1
| | |
* | | write_smt2: fix SMT-LIB tutorial URLwhitequark2020-08-291-1/+1
| | |
* | | Bump versionYosys Bot2020-08-291-1/+1
| | |
* | | intel_alm: better map wide but shallow multipliesDan Ravensloft2020-08-281-2/+6
| | |
* | | Bump versionYosys Bot2020-08-281-1/+1
| | |
* | | Merge pull request #2364 from whitequark/manual-typoMiodrag Milanović2020-08-271-1/+1
|\ \ \ | | | | | | | | manual: fix typo
| * | | manual: fix typo.whitequark2020-08-271-1/+1
|/ / /
* | | Merge pull request #2357 from whitequark/cxxflags-MPwhitequark2020-08-271-1/+1
|\ \ \ | | | | | | | | Add -MP to CXXFLAGS
| * | | Add -MP to CXXFLAGS.whitequark2020-08-261-1/+1
| | | | | | | | | | | | | | | | | | | | This avoids an issue where deleting or moving headers breaks the next incremental build until the outdated *.d files are deleted.
* | | | Merge pull request #2356 from whitequark/flatten-techmap-no-tpl_driven-sigmapwhitequark2020-08-273-9/+17
|\ \ \ \ | | | | | | | | | | flatten, techmap: don't canonicalize tpl driven bits via sigmap
| * | | | flatten, techmap: don't canonicalize tpl driven bits via sigmap.whitequark2020-08-263-9/+17
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | For connection `assign a = b;`, `sigmap(a)` returns `b`. This is exactly the opposite of the desired canonicalization for driven bits. Consider the following code: module foo(inout a, b); assign a = b; endmodule module bar(output c); foo f(c, 1'b0); endmodule Before this commit, the inout ports would be swapped after flattening (and cause a crash while attempting to drive a constant value). This issue was introduced in 9f772eb9. Fixes #2183.
* | | | | Merge pull request #2358 from whitequark/rename-ilang-to-rtlilwhitequark2020-08-2728-178/+206
|\ \ \ \ \ | | | | | | | | | | | | Replace "ILANG" with "RTLIL" everywhere
| * | | | | Replace "ILANG" with "RTLIL" everywhere.whitequark2020-08-2628-178/+206
| | |/ / / | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The only difference between "RTLIL" and "ILANG" is that the latter is the text representation of the former, as opposed to the in-memory graph representation. This distinction serves no purpose but confuses people: it is not obvious that the ILANG backend writes RTLIL graphs. Passes `write_ilang` and `read_ilang` are provided as aliases to `write_rtlil` and `read_rtlil` for compatibility.
* | | | | dfflegalize: Fix decision tree for adffe.Marcelina Kościelnicka2020-08-271-1/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | When an adffe is being legalized, and is not natively supported, prioritize unmapping to adff over converting to dffsre if dffsre is not natively supported itself. Fixes #2361.
* | | | | Bump versionYosys Bot2020-08-271-1/+1
| | | | |
* | | | | intel_alm: Add multiply signedness to cellsDan Ravensloft2020-08-267-16/+147
|/ / / / | | | | | | | | | | | | | | | | | | | | Quartus assumes unsigned multiplication by default, breaking signed multiplies, so add an input signedness parameter to the MISTRAL_MUL* cells to propagate to Quartus' <family>_mac cells.
* | | | Merge pull request #2355 from YosysHQ/verific_improvementsMiodrag Milanović2020-08-261-1/+223
|\ \ \ \ | |/ / / |/| | | Add formal apps and template generators
| * | | Add formal apps and template generatorsMiodrag Milanovic2020-08-261-1/+223
| | | |
* | | | Merge pull request #2351 from pbsds/proc_nomuxwhitequark2020-08-261-1/+10
|\ \ \ \ | |/ / / |/| | | Add -nomux switch to proc
| * | | proc: Add -nomux switchPeder Bergebakken Sundt2020-08-201-1/+10
| | | | | | | | | | | | | | | | running proc -nomux will ommit the proc_mux pass
* | | | Bump versionYosys Bot2020-08-231-1/+1
| | | |
* | | | Merge pull request #2349 from nmoroze/smt2-bugfixclairexen2020-08-221-9/+20
|\ \ \ \ | | | | | | | | | | Ensure smt2 comments are associated with accessors
| * | | | Ensure smt2 comments are associated with accessorsNoah Moroze2020-08-201-9/+20
| | | | |
* | | | | Bump versionYosys Bot2020-08-211-1/+1
| |_|/ / |/| | |
* | | | synth_intel: Remove incomplete Arria 10 GX support.Marcelina Kościelnicka2020-08-215-192/+4
| |/ / |/| | | | | | | | | | | | | | The techmap rules for this target do not work in the first place (note lack of >2-input LUT mappings), and if proper support is ever added, it'd be better placed in the synth_intel_alm backend.
* | | intel: move Cyclone V support to intel_almDan Ravensloft2020-08-207-203/+11
| | |
* | | Merge pull request #2347 from YosysHQ/mwk/techmap-shift-fixesclairexen2020-08-203-81/+38
|\ \ \ | | | | | | | | techmap/shift_shiftx: Remove the "shiftx2mux" special path.
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-14 19:27:47 +0000