aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Fixed extra semicolonAndrew Zonenberg2016-05-071-1/+1
* Fixed typo in parameter nameAndrew Zonenberg2016-05-071-1/+1
* Added simulation timescale declarationAndrew Zonenberg2016-05-071-0/+2
* Fixes for MXE buildClifford Wolf2016-05-073-10/+10
* Added support for "keep" attribute to shregmapClifford Wolf2016-05-071-2/+2
* Added synth_ice40 support for latches via logic loopsClifford Wolf2016-05-063-0/+13
* Added "write_blif -noalias"Clifford Wolf2016-05-061-6/+26
* Fixed ice40_opt lut unmapping, added "ice40_opt -unlut"Clifford Wolf2016-05-061-3/+15
* Fixed preservation of important attributes in techmapClifford Wolf2016-05-061-4/+32
* Merge pull request #159 from azonenberg/masterClifford Wolf2016-05-055-24/+7
|\
| * Changed order of passes for better handling of INIT attributes on "output reg...Andrew Zonenberg2016-05-041-2/+2
| * Changed port names in greenpak shregmapAndrew Zonenberg2016-05-041-1/+1
| * Renamed module parameterAndrew Zonenberg2016-05-041-4/+4
| * Refactored synth_greenpak4 to use iopadmap for mapping GP_IOBUF/GP_OBUFT cell...Andrew Zonenberg2016-05-043-18/+1
|/
* Added tristate buffer support to iopadmapClifford Wolf2016-05-041-4/+161
* Merge pull request #157 from azonenberg/masterClifford Wolf2016-05-045-0/+52
|\
| * Fixed incorrect signal naming in GP_IOBUFAndrew Zonenberg2016-05-041-2/+2
| * Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-05-041-0/+1
| |\ | |/ |/|
* | Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2016-05-041-0/+11
|\ \
* | | Fixed iopadmap attribute handlingClifford Wolf2016-05-041-0/+1
| | * Added tri-state I/O extraction for GreenPakAndrew Zonenberg2016-05-035-2/+29
| | * Added GreenPak I/O buffer cellsAndrew Zonenberg2016-05-031-0/+17
| | * Added comment to clarify GP_ABUF cellAndrew Zonenberg2016-05-021-0/+2
| | * Added GP_ABUF cellAndrew Zonenberg2016-05-021-0/+6
| |/
| * Merge pull request #154 from azonenberg/masterClifford Wolf2016-05-021-0/+11
|/|
| * Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-05-011-1/+1
| |\ | |/ |/|
* | Improved TCL_VERSION detection so it does not read .tclshrcClifford Wolf2016-04-291-1/+1
| * Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-04-291-0/+30
| |\ | |/ |/|
* | Added "qwp -v"Clifford Wolf2016-04-281-0/+30
| * Added GP_PGA cellAndrew Zonenberg2016-04-271-0/+11
|/
* Connections between inputs and inouts are driven by the inputClifford Wolf2016-04-261-0/+3
* Fixed test_autotb for modules with many cell portsClifford Wolf2016-04-251-3/+6
* Fixed proc_mux performance bugClifford Wolf2016-04-251-0/+3
* Merge pull request #150 from azonenberg/masterClifford Wolf2016-04-251-0/+13
|\
| * Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-04-246-72/+163
| |\ | |/ |/|
* | Fixed performance bug in proc_dlatchClifford Wolf2016-04-241-2/+61
* | Added "yosys -D ALL"Clifford Wolf2016-04-243-6/+22
* | Added "prep -flatten" and "synth -flatten"Clifford Wolf2016-04-242-7/+36
* | Converted "prep" to ScriptPassClifford Wolf2016-04-242-60/+47
| * Removed VIN_BUF_ENAndrew Zonenberg2016-04-241-1/+0
| * Renamed VOUT to OUT on GP_ACMP cellAndrew Zonenberg2016-04-231-1/+3
| * Added GP_ACMP cellAndrew Zonenberg2016-04-231-0/+12
|/
* Improvements in greenpak4 shreg mappingClifford Wolf2016-04-231-16/+35
* Run clean after splitnets in synth_greenpak4Clifford Wolf2016-04-231-1/+1
* Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-04-231-0/+1
|\
| * Added "shregmap -zinit" for greenpak4 techClifford Wolf2016-04-231-0/+1
* | Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-04-232-111/+72
|\|
| * Merge https://github.com/azonenberg/yosysClifford Wolf2016-04-231-1/+7
| |\
| * | Added "shregmap" to synth_greenpak4Clifford Wolf2016-04-231-0/+1
| * | Converted synth_greenpak4 to ScriptPassClifford Wolf2016-04-232-111/+71
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-04 13:54:15 +0000