aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* | Fix error handling for nested always/initialClifford Wolf2017-12-022-0/+5
| |
| * Merge branch 'master' into btor-ngClifford Wolf2017-12-011-0/+263
| |\ | |/ |/|
* | Merge pull request #462 from daveshah1/up5kClifford Wolf2017-11-281-0/+263
|\ \ | | | | | | Add remaining UltraPlus cells to ice40 techlib
| * | Add remaining UltraPlus cells to ice40 techlibDavid Shah2017-11-281-0/+263
| | |
| | * Merge branch 'master' into btor-ngClifford Wolf2017-11-2710-9/+54
| | |\ | |_|/ |/| |
* | | Fixed "yosys-smtbmc -g" handling of no solutionClifford Wolf2017-11-271-1/+1
| | |
* | | Merge pull request #460 from mithro/g3-fixesClifford Wolf2017-11-269-8/+45
|\ \ \ | | | | | | | | Bunch of small fixes
| * | | minisat: Make update script executable.Tim 'mithro' Ansell2017-11-251-0/+0
| | | |
| * | | minisat: Only define __STDC_XXX_MACROS if not already defined.Tim 'mithro' Ansell2017-11-256-3/+23
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Replace; #define __STDC_LIMIT_MACROS #define __STDC_FORMAT_MACROS With #ifndef __STDC_LIMIT_MACROS #define __STDC_LIMIT_MACROS #endif #ifndef __STDC_FORMAT_MACROS #define __STDC_FORMAT_MACROS #endif This fixes a compile warning if you are defining these macros in your CXXFLAGS (as some distros do).
| * | | minisat: Remove template with gzFile specialization.Tim 'mithro' Ansell2017-11-252-4/+21
| | | | | | | | | | | | | | | | | | | | All the other gzFile functions have been removed but this template was still left around.
| * | | subcircuit: Class with virtual methods should have virtual destructor.Tim 'mithro' Ansell2017-11-251-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | Fixes a compile warning. * https://stackoverflow.com/questions/1123044/when-should-your-destructor-be-virtual
* | | | Merge pull request #461 from mithro/travis-reworkClifford Wolf2017-11-261-1/+9
|\ \ \ \ | |/ / / |/| | | travis: Print branches before fetching, try both locations.
| * | | travis: Print branches before fetching, try both locations.Tim 'mithro' Ansell2017-11-251-1/+9
|/ / /
| | * Fixed "yosys-smtbmc -g" handling of no solutionClifford Wolf2017-11-271-1/+1
| | |
| | * Merge branch 'master' into btor-ngClifford Wolf2017-11-245-33/+309
| | |\ | |_|/ |/| |
* | | Merge pull request #446 from mithro/travis-reworkClifford Wolf2017-11-245-33/+309
|\ \ \ | | | | | | | | Reworking the Travis CI for Yosys.
| * | | travis: Use the cache.Tim 'mithro' Ansell2017-11-241-1/+1
| | | |
| * | | travis: Adding gcc-4.8 and gcc-6 on Linux.Tim 'mithro' Ansell2017-11-241-0/+47
| | | |
| * | | travis: Reworking travis setup.Tim 'mithro' Ansell2017-11-245-33/+262
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * Move the code into scripts inside .travis directory. * Build on multiple compiler versions. Fixes #442 - Make travis build pass Fixes #441 - Fix git version information on travis build Fixes #440 - Make travis cache the iverilog build
| | | * Bugfixes in new BTOR back-endClifford Wolf2017-11-241-2/+3
| | | |
| | | * Progress in new BTOR back-endClifford Wolf2017-11-231-36/+97
| | | |
| | | * Progress in new BTOR back-endClifford Wolf2017-11-231-3/+95
| | | |
| | | * Progress in new BTOR back-endClifford Wolf2017-11-231-14/+72
| | | |
| | | * Merge branch 'master' into btor-ngClifford Wolf2017-11-233-13/+121
| | | |\ | |_|_|/ |/| | |
* | | | Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2017-11-231-0/+103
|\ \ \ \
| * \ \ \ Merge pull request #455 from daveshah1/up5kClifford Wolf2017-11-181-0/+103
| |\ \ \ \ | | | |/ / | | |/| | Add UltraPlus specific cells to ice40 techlib
| | * | | Remove unnecessary keep attributesDavid Shah2017-11-181-5/+5
| | | | |
| | * | | Merge branch 'master' into up5kDavid Shah2017-11-172-5/+29
| | |\ \ \
| | * | | | Add some UltraPlus cells to ice40 techlibDavid Shah2017-11-161-0/+103
| | | | | |
* | | | | | Add Verilog "automatic" keyword (ignored in synthesis)Clifford Wolf2017-11-232-13/+18
|/ / / / /
| | | | * Progress with new BTOR backendClifford Wolf2017-11-231-8/+109
| | | | |
| | | | * Add skeleton for new BTOR back-endClifford Wolf2017-11-232-0/+216
| | | | |
| | | | * Remove old BTOR back-endClifford Wolf2017-11-234-1174/+0
| |_|_|/ |/| | |
* | | | Accept real-valued delay valuesClifford Wolf2017-11-181-0/+1
| | | |
* | | | Merge pull request #452 from cr1901/masterClifford Wolf2017-11-181-4/+20
|\ \ \ \ | | | | | | | | | | Accommodate Windows-style paths during include-file processing.
| * | | | Accommodate Windows-style paths during include-file processing.William D. Jones2017-11-141-4/+20
| |/ / /
* | | | Merge pull request #453 from dh73/masterClifford Wolf2017-11-1814-9/+316
|\ \ \ \ | |_|/ / |/| | | Updating Intel FPGA subsystem with Cyclone 10, minor changes in examples/intel directory and Speedster cells
| * | | Fixed the -vout flag to -vqm in examples/intel directorydh732017-11-144-4/+4
| | | |
| * | | Initial Cyclone 10 supportdh732017-11-085-1/+308
| | | |
| * | | Merge https://github.com/cliffordwolf/yosysdh732017-11-0825-449/+588
| |\| |
| * | | Organizing Speedster file namesdh732017-11-085-4/+4
| | | |
* | | | Add "synth_ice40 -vpr"Clifford Wolf2017-11-162-5/+29
| |/ / |/| |
* | | Add support for editline as replacement for readlineClifford Wolf2017-11-084-10/+39
| | |
* | | Add "ltp" commandClifford Wolf2017-10-312-0/+186
| | |
* | | Fix SMT2 handling of initstate in sub-modulesClifford Wolf2017-10-291-0/+3
| | |
* | | Fix memory corruption bug in opt_rmdffClifford Wolf2017-10-261-0/+3
| | |
* | | Fix typo in opt_clean log messageClifford Wolf2017-10-261-1/+1
| | |
* | | Improve smtio performance by using reader thread, not writer threadClifford Wolf2017-10-261-10/+30
| |/ |/|
* | Use separate writer thread for talking to SMT solver to avoid read/write ↵Clifford Wolf2017-10-251-8/+23
| | | | | | | | deadlock
* | Improve p_* functions in smtio.pyClifford Wolf2017-10-251-21/+19
| |