| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fixed "fsm -export" | Clifford Wolf | 2014-08-08 | 2 | -6/+5 |
| | | |||||
| * | Fixed sharing of reduce operator | Clifford Wolf | 2014-08-08 | 1 | -0/+13 |
| | | |||||
| * | Fixed fsm_extract for wreduced muxes | Clifford Wolf | 2014-08-08 | 1 | -8/+25 |
| | | |||||
| * | Added FSM test bench | Clifford Wolf | 2014-08-08 | 2 | -0/+113 |
| | | |||||
| * | Added "sat -prove-skip" | Clifford Wolf | 2014-08-08 | 1 | -2/+16 |
| | | |||||
| * | Fixed build with gcc-4.6 | Clifford Wolf | 2014-08-07 | 6 | -16/+24 |
| | | |||||
| * | Use "-keepdc" in "miter -equiv -flatten" | Clifford Wolf | 2014-08-07 | 1 | -2/+2 |
| | | |||||
| * | Also allow "module foobar(input foo, output bar, ...);" syntax | Clifford Wolf | 2014-08-07 | 1 | -3/+5 |
| | | |||||
| * | Added adff2dff.v (for techmap -share_map) | Clifford Wolf | 2014-08-07 | 2 | -1/+32 |
| | | |||||
| * | Added AST_MULTIRANGE (arrays with more than 1 dimension) | Clifford Wolf | 2014-08-06 | 5 | -6/+80 |
| | | |||||
| * | Various improvements in memory_dff pass | Clifford Wolf | 2014-08-06 | 1 | -21/+22 |
| | | |||||
| * | Various fixes and improvements in wreduce pass | Clifford Wolf | 2014-08-05 | 1 | -29/+47 |
| | | |||||
| * | Removed old "constmap" from wreduce code | Clifford Wolf | 2014-08-05 | 1 | -3/+2 |
| | | |||||
| * | Added support for truncating of wires to wreduce pass | Clifford Wolf | 2014-08-05 | 4 | -12/+93 |
| | | |||||
| * | Cleanups and improvements in wreduce pass | Clifford Wolf | 2014-08-05 | 1 | -47/+77 |
| | | |||||
| * | Added mux support to wreduce command | Clifford Wolf | 2014-08-05 | 1 | -36/+82 |
| | | |||||
| * | Improved scope resolution of local regs in Verilog+AST frontend | Clifford Wolf | 2014-08-05 | 4 | -9/+90 |
| | | |||||
| * | Fixed AST handling of variables declared inside a functions main block | Clifford Wolf | 2014-08-05 | 2 | -3/+16 |
| | | |||||
| * | Added "show -signed" | Clifford Wolf | 2014-08-04 | 1 | -5/+17 |
| | | |||||
| * | Added support for non-standard "module mod_name(...);" syntax | Clifford Wolf | 2014-08-04 | 2 | -1/+12 |
| | | |||||
| * | Added RTLIL::IdString::in(...) | Clifford Wolf | 2014-08-04 | 2 | -9/+21 |
| | | |||||
| * | Fixed "share" for memory read ports | Clifford Wolf | 2014-08-03 | 1 | -0/+7 |
| | | |||||
| * | Added "wreduce" to some of the standard test benches | Clifford Wolf | 2014-08-03 | 3 | -2/+3 |
| | | |||||
| * | Progress in "wreduce" pass | Clifford Wolf | 2014-08-03 | 1 | -43/+16 |
| | | |||||
| * | Added "wreduce" command (work in progress) | Clifford Wolf | 2014-08-03 | 2 | -0/+253 |
| | | |||||
| * | Added query() API to ModIndex | Clifford Wolf | 2014-08-03 | 1 | -8/+46 |
| | | |||||
| * | Added ID() macro for static IdStrings | Clifford Wolf | 2014-08-03 | 1 | -0/+3 |
| | | |||||
| * | Implemented recursive techmap | Clifford Wolf | 2014-08-03 | 2 | -17/+63 |
| | | |||||
| * | Fixes in show command (related to new IdString) | Clifford Wolf | 2014-08-03 | 1 | -20/+18 |
| | | |||||
| * | Implemented simplemap support for "techmap -extern" | Clifford Wolf | 2014-08-02 | 1 | -5/+40 |
| | | |||||
| * | Fixed a va_list corruption in logv_error() | Clifford Wolf | 2014-08-02 | 1 | -4/+3 |
| | | |||||
| * | Be more conservative with printing decimal numbers in verilog backend | Clifford Wolf | 2014-08-02 | 1 | -2/+3 |
| | | |||||
| * | Improved verilog output for ordinary $mux cells | Clifford Wolf | 2014-08-02 | 1 | -3/+19 |
| | | |||||
| * | Bugfix in "techmap -extern" | Clifford Wolf | 2014-08-02 | 2 | -10/+17 |
| | | |||||
| * | Removed at() method from RTLIL::IdString | Clifford Wolf | 2014-08-02 | 3 | -8/+7 |
| | | |||||
| * | No implicit conversion from IdString to anything else | Clifford Wolf | 2014-08-02 | 16 | -37/+37 |
| | | |||||
| * | More bugfixes related to new RTLIL::IdString | Clifford Wolf | 2014-08-02 | 10 | -44/+60 |
| | | |||||
| * | Limit size of log_signal buffer to 100 elements | Clifford Wolf | 2014-08-02 | 2 | -2/+9 |
| | | |||||
| * | Improvements in new RTLIL::IdString implementation | Clifford Wolf | 2014-08-02 | 5 | -33/+65 |
| | | |||||
| * | Fixed a performance bug in opt_reduce | Clifford Wolf | 2014-08-02 | 1 | -2/+6 |
| | | |||||
| * | Implemented new reference counting RTLIL::IdString | Clifford Wolf | 2014-08-02 | 2 | -15/+90 |
| | | |||||
| * | Fixed memory corruption related to id2cstr() | Clifford Wolf | 2014-08-02 | 1 | -2/+2 |
| | | |||||
| * | More cleanups related to RTLIL::IdString usage | Clifford Wolf | 2014-08-02 | 33 | -261/+237 |
| | | |||||
| * | Preparations for RTLIL::IdString redesign: cleanup of existing code | Clifford Wolf | 2014-08-02 | 12 | -32/+71 |
| | | |||||
| * | Added logfile hash to statistics footer | Clifford Wolf | 2014-08-01 | 5 | -45/+79 |
| | | |||||
| * | Replaced sha1 implementation | Clifford Wolf | 2014-08-01 | 8 | -283/+334 |
| | | |||||
| * | Added per-pass cpu usage statistics | Clifford Wolf | 2014-08-01 | 4 | -12/+86 |
| | | |||||
| * | Added ModIndex helper class, some changes to RTLIL::Monitor | Clifford Wolf | 2014-08-01 | 9 | -30/+170 |
| | | |||||
| * | Packed SigBit::data and SigBit::offset in a union | Clifford Wolf | 2014-08-01 | 2 | -10/+14 |
| | | |||||
| * | Consolidated hana test benches into fewer files | Clifford Wolf | 2014-08-01 | 175 | -1332/+1622 |
| | | | | | | | | | for pf in test_simulation_{always,and,buffer,decoder,inc,mux,nand,nor,or,seq,shifter,sop,techmap,xnor,xor}; do gawk 'FNR == 1 { printf("\n// %s\n",FILENAME); } { gsub("^module *", sprintf("module f%d_",ARGIND)); print; }' \ ${pf}_*_test.v > $pf.v; ../tools/autotest.sh $pf.v; mv -v ${pf}_*_test.v Attic/; done; ..etc.. | ||||
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |