aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Improved "make manual" and "make clean"Clifford Wolf2014-02-114-9/+13
* Improved ilang parser error messagesClifford Wolf2014-02-091-9/+9
* fixed a bug in subcircuit library with cells that have connections to itselfClifford Wolf2014-02-091-1/+4
* Various improvements in expose command (added -sep and -cut)Clifford Wolf2014-02-091-36/+119
* Added delete {-input|-output|-port}Clifford Wolf2014-02-091-5/+36
* Bugfix in delete commandClifford Wolf2014-02-091-1/+3
* Added test cases for expose -evert-dffClifford Wolf2014-02-082-0/+48
* Fixed handling of async reset in expose -evert-dffClifford Wolf2014-02-081-0/+1
* Build fixes for log cmdClifford Wolf2014-02-081-2/+2
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2014-02-082-0/+79
|\
| * Merge pull request #24 from hansiglaser/masterClifford Wolf2014-02-082-0/+79
| |\
| | * added "log" commandJohann Glaser2014-02-082-0/+79
| |/
* | Implemented expose -evert-dffClifford Wolf2014-02-081-11/+301
* | Improved checking of internal cell conventionsClifford Wolf2014-02-081-8/+17
* | Fixed bug in collecting of RD_TRANSPARENT parameter in memory_collectClifford Wolf2014-02-081-0/+1
|/
* Added various new options to splice commandClifford Wolf2014-02-081-5/+105
* Added %a select operatorClifford Wolf2014-02-081-0/+32
* Moved some passes to other source directoriesClifford Wolf2014-02-089-9/+3
* Added support for "keep" attribute to abc passClifford Wolf2014-02-081-1/+1
* Added opt -purge (frontend to opt_clean -purge)Clifford Wolf2014-02-081-3/+8
* Only count non-trivial attributes when findinf master signal in opt_cleanClifford Wolf2014-02-081-2/+13
* Added checking for ABC modifications to Makefile and made sure we do not have...Clifford Wolf2014-02-081-1/+4
* Now also move net labes to the right position in splice cmdClifford Wolf2014-02-081-3/+10
* Improved detection of primary wire for a signal in opt_cleanClifford Wolf2014-02-071-4/+23
* Added splice commandClifford Wolf2014-02-074-0/+281
* Added log_header() to splitnetsClifford Wolf2014-02-071-0/+2
* Added $slice and $concat to CellTypes listClifford Wolf2014-02-071-0/+2
* Added $slice and $concat cell typesClifford Wolf2014-02-078-4/+140
* Stronger checking of internal cellsClifford Wolf2014-02-071-29/+37
* Re-enabled abc "retime" after sorting yout the yosys-bigsim problemClifford Wolf2014-02-071-7/+0
* Added echo commandClifford Wolf2014-02-073-4/+47
* Fixed use of "cmd_error" in passes/cmds/design.ccClifford Wolf2014-02-071-2/+2
* Fixed gcc compiler warnings with release buildClifford Wolf2014-02-062-2/+2
* Disabled ABC retime for now (elliptic_curve_group testcase in yosys-bigsim fa...Clifford Wolf2014-02-061-0/+7
* Updated ABC to rev 10cc13a2a0f1Clifford Wolf2014-02-061-1/+1
* Added "retime" to standard ABC recipesClifford Wolf2014-02-061-4/+4
* Added copy commandClifford Wolf2014-02-062-0/+55
* Added design -stash/-copy-from/-copy-toClifford Wolf2014-02-061-13/+99
* Added support for s: select expressions (wire width)Clifford Wolf2014-02-061-1/+21
* Added i:, o:, and x: selection patternClifford Wolf2014-02-061-0/+18
* Added support for %m selection opClifford Wolf2014-02-061-0/+16
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2014-02-061-0/+25
|\
| * Merge pull request #23 from hansiglaser/masterClifford Wolf2014-02-061-0/+25
| |\
| | * new %s: add sub-modules to selectionJohann Glaser2014-02-061-0/+25
| |/
* / Added generic RTLIL::SigSpec::parse_sel() with support for selection variablesClifford Wolf2014-02-065-37/+39
|/
* Added support for sat -show @<sel_name>Clifford Wolf2014-02-061-0/+17
* Added sat -set-init-def and sat -tempinduct-defClifford Wolf2014-02-061-4/+34
* Added opt_const -undrivenClifford Wolf2014-02-062-3/+68
* Added expose -dffClifford Wolf2014-02-061-1/+44
* Added support for #-comments in same line as commandClifford Wolf2014-02-061-0/+2