| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | | memory_nordff: Use Mem helpers. | Marcelina Kościelnicka | 2020-10-21 | 1 | -63/+9 | |
| * | | Add new helper structures to represent memories. | Marcelina Kościelnicka | 2020-10-21 | 3 | -1/+516 | |
| * | | Bump version | Yosys Bot | 2020-10-21 | 1 | -1/+1 | |
| * | | Merge pull request #2405 from byuccl/fix_xilinx_cells | clairexen | 2020-10-20 | 1 | -2/+2 | |
| |\ \ | ||||||
| | * | | Move signal declarations to before first use | Jeff Goeders | 2020-10-19 | 1 | -2/+2 | |
| * | | | Merge pull request #2404 from YosysHQ/claire/fixrpcargs | clairexen | 2020-10-20 | 1 | -1/+2 | |
| |\ \ \ | ||||||
| | * | | | Fix argument handling in connect_rpc | Claire Xenia Wolf | 2020-10-19 | 1 | -1/+2 | |
| * | | | | Bump version | Yosys Bot | 2020-10-20 | 1 | -1/+1 | |
| |/ / / | ||||||
| * | | | Merge pull request #2397 from daveshah1/nexus | Miodrag Milanović | 2020-10-19 | 30 | -0/+12528 | |
| |\ \ \ | |_|/ |/| | | ||||||
| | * | | synth_nexus: Initial implementation | David Shah | 2020-10-15 | 30 | -0/+12528 | |
| * | | | Bump version | Yosys Bot | 2020-10-16 | 1 | -1/+1 | |
| * | | | Merge pull request #2398 from jakobwenzel/smtbmc-escape | clairexen | 2020-10-15 | 1 | -11/+29 | |
| |\ \ \ | ||||||
| | * | | | smtbmc: escape identifiers in verilog testbench | Jakob Wenzel | 2020-10-06 | 1 | -11/+29 | |
| * | | | | Bump version | Yosys Bot | 2020-10-13 | 1 | -1/+1 | |
| * | | | | extend verific library API for formal apps and generators | Miodrag Milanovic | 2020-10-12 | 1 | -15/+83 | |
| * | | | | Bump version | Yosys Bot | 2020-10-09 | 1 | -1/+1 | |
| * | | | | opt_clean: Better memory handling. | Marcelina Kościelnicka | 2020-10-08 | 2 | -8/+94 | |
| |/ / / | ||||||
| * | / | Bump version | Yosys Bot | 2020-10-06 | 1 | -1/+1 | |
| | |/ |/| | ||||||
| * | | Update required Verific version | Miodrag Milanović | 2020-10-05 | 1 | -1/+1 | |
| * | | Bump version | Yosys Bot | 2020-10-03 | 1 | -1/+1 | |
| * | | Merge pull request #2396 from YosysHQ/claire/empty-param | clairexen | 2020-10-02 | 1 | -0/+3 | |
| |\ \ | ||||||
| | * | | Ignore empty parameters in Verilog module instantiations | Claire Xenia Wolf | 2020-10-01 | 1 | -0/+3 | |
| * | | | Bump version | Yosys Bot | 2020-10-02 | 1 | -1/+1 | |
| |/ / | ||||||
| * | | Merge pull request #2378 from udif/pr_dollar_high_low | clairexen | 2020-10-01 | 4 | -31/+159 | |
| |\ \ | ||||||
| | * | | We can now handle array slices (e.g. $size(x[1]) etc. ) | Udi Finkelstein | 2020-09-17 | 2 | -9/+20 | |
| | * | | Fixed comments, removed debug message | Udi Finkelstein | 2020-09-16 | 1 | -5/+5 | |
| | * | | Added $high(), $low(), $left(), $right() | Udi Finkelstein | 2020-09-15 | 4 | -30/+147 | |
| * | | | Merge pull request #2380 from Xiretza/parallel-tests | clairexen | 2020-10-01 | 21 | -230/+156 | |
| |\ \ \ | ||||||
| | * | | | tests: add gitignores for auto-generated makefiles | Xiretza | 2020-09-26 | 2 | -0/+2 | |
| | * | | | tests/simple: remove "nullglob" shopt | Xiretza | 2020-09-21 | 1 | -1/+0 | |
| | * | | | tests: Parallelize | Xiretza | 2020-09-21 | 3 | -9/+20 | |
| | * | | | tests: Centralize test collection and Makefile generation | Xiretza | 2020-09-21 | 16 | -222/+136 | |
| * | | | | Update .gitignore | David Shah | 2020-10-01 | 1 | -0/+2 | |
| * | | | | Merge pull request #2395 from YosysHQ/sha1_if_contain_spaces | clairexen | 2020-10-01 | 1 | -2/+18 | |
| |\ \ \ \ | |_|_|/ |/| | | | ||||||
| | * | | | use sha1 for parameter list in case if they contain spaces | Miodrag Milanovic | 2020-09-30 | 1 | -2/+18 | |
| * | | | | Bump version | Yosys Bot | 2020-10-01 | 1 | -1/+1 | |
| |/ / / | ||||||
| * | | | Fixed installation dir override for Python scripts | Miodrag Milanovic | 2020-09-30 | 1 | -6/+6 | |
| * | | | Bump version | Yosys Bot | 2020-09-30 | 1 | -1/+1 | |
| * | | | Merge pull request #2393 from nakengelhardt/no_const_sensitivity | clairexen | 2020-09-29 | 3 | -7/+102 | |
| |\ \ \ | ||||||
| | * | | | add tests | N. Engelhardt | 2020-09-28 | 2 | -0/+49 | |
| | * | | | write_verilog: emit intermediate wire for constant values in sensitivity list | N. Engelhardt | 2020-09-28 | 1 | -7/+53 | |
| * | | | | Merge pull request #2392 from YosysHQ/mmicko/hierarchy_fix | clairexen | 2020-09-29 | 1 | -5/+7 | |
| |\ \ \ \ | ||||||
| | * | | | | Validate parameters only when they are used | Miodrag Milanovic | 2020-09-25 | 1 | -5/+7 | |
| * | | | | | Bump version | Yosys Bot | 2020-09-29 | 1 | -1/+1 | |
| | |/ / / |/| | | | ||||||
| * | | | | Merge pull request #2386 from btut/fix/pyinstallpath | Miodrag Milanović | 2020-09-28 | 1 | -2/+1 | |
| |\ \ \ \ | ||||||
| | * | | | | Fixed python installation path | Benedikt Tutzer | 2020-09-25 | 1 | -2/+1 | |
| | |/ / / | ||||||
| * | | | | Merge pull request #2387 from btut/fix/pythonWrappersCXXFlags | N. Engelhardt | 2020-09-28 | 1 | -1/+1 | |
| |\ \ \ \ | |/ / / |/| | | | ||||||
| | * | | | Use CXXFLAGS to enable pyosys specific code before generating wrappers | Benedikt Tutzer | 2020-09-25 | 1 | -1/+1 | |
| |/ / / | ||||||
| * | | | Bump version | Yosys Bot | 2020-09-24 | 1 | -1/+1 | |
| * | | | xilinx: do not make DSP48E1 a whitebox for ABC9 by default (#2325) | Eddie Hung | 2020-09-23 | 3 | -17/+102 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |