iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Minor fixes in ice40_ff* passes for sloppy SB_DFF instantiations	Clifford Wolf	2016-07-08	2	-13/+24
*	Fixed mem assignment in left-hand-side concatenation	Clifford Wolf	2016-07-08	2	-0/+57
*	Merge branch 'eddiehung-vtr'	Clifford Wolf	2016-07-08	1	-9/+17
\|\
\| *	Restored blif "-true - .." behavior, use "-true + .." for eddiehung-vtr behavior	Clifford Wolf	2016-07-08	1	-13/+15
\| *	In BLIF, a .names without entries already always outputs 0	Clifford Wolf	2016-07-08	1	-11/+0
\| *	Undo eddiehung-vtr Makefile changes	Clifford Wolf	2016-07-08	1	-5/+1
\| *	Merge branch 'yosys-0.5-vtr' of https://github.com/eddiehung/yosys into eddie...	Clifford Wolf	2016-07-08	2	-3/+24
\|/\|
\| *	Fix for all zero mask	eddiehung	2015-05-03	2	-1/+16
\| *	Escape '<' and '>' some more	eddiehung	2015-05-03	1	-1/+1
\| *	For vtr, escape angle brackets as well	eddiehung	2015-04-28	1	-1/+1
\| *	blifwriter: write out .names for true/false/undef type == '-'	eddiehung	2015-04-28	1	-0/+6
* \|	Fixed autotest.sh handling of `timescale	Clifford Wolf	2016-07-02	1	-14/+10
* \|	Merge branch 'assert-limit'	Clifford Wolf	2016-07-01	1	-9/+33
\|\ \
\| * \|	Replaced "select -assert-limit" with -assert-max and -assert-min	Clifford Wolf	2016-07-01	1	-42/+29
\| * \|	Added 'assert-limit' option for 'select' command	eshellko	2016-07-01	1	-5/+42
\|/ /
* \|	Improved ice40_ffinit error reporting	Clifford Wolf	2016-06-30	1	-1/+5
* \|	Merge pull request #181 from rubund/input_logic_allowed	Clifford Wolf	2016-06-21	1	-2/+2
\|\ \
\| * \|	Allow defining input ports as "input logic" in SystemVerilog	Ruben Undheim	2016-06-20	1	-2/+2
\|/ /
* \|	Bugfix in "abc -script" handling	Clifford Wolf	2016-06-19	1	-53/+50
* \|	Merge branch 'sv_packages' of https://github.com/rubund/yosys	Clifford Wolf	2016-06-19	7	-1/+52
\|\ \
\| * \|	A few modifications after pull request comments	Ruben Undheim	2016-06-18	3	-5/+4
\| * \|	Added support for SystemVerilog packages with localparam definitions	Ruben Undheim	2016-06-18	7	-1/+53
* \| \|	Added "deminout"	Clifford Wolf	2016-06-19	3	-0/+118
* \| \|	Added "read_blif -sop"	Clifford Wolf	2016-06-18	1	-5/+10
* \| \|	Added $sop support to BLIF back-end	Clifford Wolf	2016-06-18	1	-2/+29
\|/ /
* \|	Added "dc2" to default ABC scripts	Clifford Wolf	2016-06-17	1	-5/+5
* \|	Fixed init issue in mem2reg_test2 test case	Clifford Wolf	2016-06-17	1	-2/+6
* \|	Added "abc -I <num> -P <num>"	Clifford Wolf	2016-06-17	1	-8/+33
* \|	Added $sop SAT model	Clifford Wolf	2016-06-17	1	-0/+82
* \|	Improved support for $sop cells	Clifford Wolf	2016-06-17	6	-10/+89
* \|	Added $sop cell type and "abc -sop"	Clifford Wolf	2016-06-17	7	-31/+171
* \|	Updated ABC to hg rev b5df6e2b76f0	Clifford Wolf	2016-06-17	2	-10/+10
* \|	Added "nlutmap -assert"	Clifford Wolf	2016-06-09	2	-3/+17
* \|	Do not run "wreduce" in "prep -ifx"	Clifford Wolf	2016-06-08	1	-2/+3
* \|	Added "proc_mux -ifx"	Clifford Wolf	2016-06-06	3	-21/+54
* \|	Added "setundef -init"	Clifford Wolf	2016-06-03	1	-5/+89
* \|	Fix all undef-muxes in dlatch input cone	Clifford Wolf	2016-06-02	1	-34/+72
* \|	Avoid creating undef-muxes when inferring latches in proc_dlatch	Clifford Wolf	2016-06-01	1	-0/+44
* \|	Added opt_expr support for div/mod by power-of-two	Clifford Wolf	2016-05-29	2	-0/+96
* \|	Fixed procedural assignments to non-unique lvalues, e.g. {y,y} = {a,b}	Clifford Wolf	2016-05-27	1	-0/+11
* \|	Fixed access-after-delete bug in mem2reg code	Clifford Wolf	2016-05-27	2	-6/+23
* \|	fixed typos in error messages	Clifford Wolf	2016-05-27	1	-3/+3
* \|	Fixed "scc" for cells that have feedback singals _and_ are part of a larger loop	Clifford Wolf	2016-05-27	1	-3/+3
* \|	Merge pull request #172 from zeldin/deterministic_hierarchy	Clifford Wolf	2016-05-22	1	-3/+3
\|\ \
\| * \|	Made the expansion order of hierarchy deterministic	Marcus Comstedt	2016-05-22	1	-3/+3
\|/ /
* \|	Some fixes in tests/asicworld/*_tb.v	Clifford Wolf	2016-05-20	4	-50/+41
* \|	Improvements and fixes in autotest.sh script and test_autotb	Clifford Wolf	2016-05-20	2	-9/+9
* \|	Merge branch 'master' of https://github.com/Kmanfi/yosys	Clifford Wolf	2016-05-20	2	-11/+18
\|\ \
\| * \|	Close opened dump file.	Kaj Tuomi	2016-05-19	1	-0/+1
\| * \|	Fix for Modelsim transcript line warp issue #164	Kaj Tuomi	2016-05-19	2	-11/+17