aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Removing manual filesKrystalDelusion2022-12-0848-17415/+0
|
* Removing old manual from README.mdKrystalDelusion2022-12-081-36/+3
|
* Bump versiongithub-actions[bot]2022-12-061-1/+1
|
* Next dev cycleMiodrag Milanovic2022-12-052-2/+5
|
* Release version 0.24Miodrag Milanovic2022-12-052-3/+16
|
* Update manualMiodrag Milanovic2022-12-051-6/+189
|
* Merge pull request #3572 from jix/tcl-recoverMiodrag Milanović2022-12-056-8/+114
|\ | | | | tcl: Don't exit repl on recoverable command errors
| * tcl: Update help message to mention 'tee -s'Jannis Harder2022-12-051-2/+2
| |
| * tcl: Unset both result.json and result.string only before calling passJannis Harder2022-12-051-2/+1
| |
| * tcl: Don't exit repl on recoverable command errorsJannis Harder2022-12-022-4/+36
| |
| * tcl: Return scratchpad result.json and result.string as tcl objectsJannis Harder2022-12-021-2/+57
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This makes it possible for yosys commands to return values when invoked as tcl commands. Right now no commands natively support this, but the tee command can be used with json output like this: ```tcl set stat [yosys tee -q -s result.json stat -json -top top] dict get $stat modules \\top num_cells_by_type \$pmux ``` Or with newline separated lists like this: ```tcl split [yosys tee -q -s result.string select -list top] "\n" ```
| * stat: Fix JSON output for empty designsJannis Harder2022-12-021-2/+2
| |
| * tee: Allow logging command output to a given scratchpad valueJannis Harder2022-12-023-0/+20
| |
* | Merge pull request #3568 from YosysHQ/verific_msgMiodrag Milanović2022-12-051-3/+16
|\ \ | | | | | | Set all Verific messages of certain type to other
| * | set VERI-1063 explicitlyMiodrag Milanovic2022-12-021-5/+7
| | |
| * | Set all verific messages of certain type to otherMiodrag Milanovic2022-11-301-3/+14
| | |
* | | Merge pull request #3569 from YosysHQ/ver_no_rewritersMiodrag Milanović2022-12-051-0/+2
|\ \ \ | |_|/ |/| | verific: Ignore errors produced by extension
| * | reset elaboration error after rewriterMiodrag Milanovic2022-11-301-0/+2
| |/
* | Merge pull request #3567 from YosysHQ/tcl_fix_crashMiodrag Milanović2022-12-022-1/+8
|\ \ | | | | | | Fix tcl crash in case of error executing command
| * | Fix tcl crash in case of error executing commandMiodrag Milanovic2022-11-302-1/+8
| |/
* | Bump versiongithub-actions[bot]2022-12-011-1/+1
| |
* | Merge pull request #3551 from daglem/struct-array-swapped-rangeJannis Harder2022-12-013-21/+192
|\ \ | |/ |/| Support for arrays with swapped ranges within structs
| * Added asserts for current limitation of array dimensions in packed structsDag Lem2022-11-301-0/+8
| |
| * Check for all cases of currently unsupported array dimensions in packed structsDag Lem2022-11-301-10/+13
| |
| * Tests for unpacked arrays in packed structs are for the Yosys frontend onlyDag Lem2022-11-231-0/+4
| |
| * Support for swapped ranges in second array dimensionDag Lem2022-11-232-3/+52
| |
| * Support for arrays with swapped ranges within structsDag Lem2022-11-123-11/+118
| | | | | | | | | | | | This also corrects the implementation of C type arrays within structs. Fixes #3550
* | Bump versiongithub-actions[bot]2022-11-291-1/+1
| |
* | Merge pull request #3565 from jix/sat-def-formalJannis Harder2022-11-283-10/+46
|\ \ | | | | | | sat: Add -set-def-formal option to force defined $any* outputs
| * | sat: Add -set-def-formal option to force defined $any* outputsJannis Harder2022-11-283-10/+46
|/ /
* | Bump versiongithub-actions[bot]2022-11-261-1/+1
| |
* | Merge pull request #3561 from YosysHQ/tcl_shellMiodrag Milanović2022-11-252-8/+34
|\ \ | | | | | | Add TCL interactive shell mode
| * | Add TCL interactive shell modeMiodrag Milanovic2022-11-252-8/+34
| | |
* | | Merge pull request #3560 from YosysHQ/verific_confMiodrag Milanović2022-11-253-8/+43
|\ \ \ | |/ / |/| | Support importing verilog configurations using Verific
| * | update documentationMiodrag Milanovic2022-11-251-3/+3
| | |
| * | Support importing verilog configurations using VerificMiodrag Milanovic2022-11-253-5/+40
| | |
* | | Bump versiongithub-actions[bot]2022-11-251-1/+1
| | |
* | | Remove docs dependency on yosys repo (#3558)KrystalDelusion2022-11-2439-18/+905
|/ / | | | | | | | | | | | | | | | | | | | | * Copies guidelines files into docs/ for website * Copying manual/CHAPTER_Prog for new docs * Copying manual/APPNOTE_011... for new docs Also adding faketime to list of packages for website build. Co-authored-by: KrystalDelusion <krystinedawn@yosyshq.com>
* | Merge pull request #3552 from daglem/fix-sv-c-array-dimensionsJannis Harder2022-11-231-3/+3
|\ \ | | | | | | Correct interpretation of SystemVerilog C-style array dimensions
| * | Correct interpretation of SystemVerilog C-style array dimensionsDag Lem2022-11-131-3/+3
| | | | | | | | | | | | IEEE Std 1800™-2017 7.4.2 specifies that [size] is the same as [0:size-1].
* | | Bump versiongithub-actions[bot]2022-11-221-1/+1
| | |
* | | Merge branch 'zachjs-master'Jannis Harder2022-11-213-0/+52
|\ \ \
| * | | verilog: Support module-scoped task/function callsZachary Snow2022-10-293-0/+52
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This is primarily intended to enable the standard-permitted use of module-scoped identifiers to refer to tasks and non-constant functions. As a side-effect, this also adds support for the non-standard use of module-scoped identifiers referring to constant functions, a feature that is supported in some other tools, including Iverilog.
* | | | mention prerequisites in fsm_detect and fsm helpN. Engelhardt2022-11-212-0/+18
| | | |
* | | | Bump versiongithub-actions[bot]2022-11-181-1/+1
| | | |
* | | | fabulous: Allow adding extra custom prims and map rulesgatecat2022-11-174-0/+53
| | | | | | | | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | | | fabulous: improvements to the passgatecat2022-11-1713-139/+340
| | | | | | | | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | | | fabulous: Unify and update primitivesgatecat2022-11-173-852/+356
| | | | | | | | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | | | Introduce RegFile mappingsTaoBi222022-11-174-2/+95
| | | |
* | | | Replace synth call with components, reintroduce flags and correct vpr flag ↵TaoBi222022-11-171-4/+76
| | | | | | | | | | | | | | | | implementation