index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add "-undefined dynamic_lookup" to OSX "yosys-config --ldflags"
Clifford Wolf
2017-08-04
1
-1
/
+5
*
Fix typo in "abc" pass help message
Clifford Wolf
2017-07-29
1
-1
/
+1
*
Add merging of "past FFs" to verific importer
Clifford Wolf
2017-07-29
1
-2
/
+76
*
Add consolidation of init attributes to opt_clean, some opt_clean log fixes
Clifford Wolf
2017-07-29
1
-6
/
+82
*
Add minimal support for PSL in VHDL via Verific
Clifford Wolf
2017-07-28
1
-19
/
+155
*
Add simple VHDL+PSL example
Clifford Wolf
2017-07-28
4
-17
/
+64
*
Improve Verific HDL language options
Clifford Wolf
2017-07-28
1
-4
/
+4
*
Fix handling of non-user-declared Verific netbus
Clifford Wolf
2017-07-28
1
-2
/
+3
*
Improve Verific SVA importer
Clifford Wolf
2017-07-27
2
-7
/
+42
*
Add counter.sv SVA test
Clifford Wolf
2017-07-27
1
-0
/
+29
*
Add log_warning_noprefix() API, Use for Verific warnings and errors
Clifford Wolf
2017-07-27
3
-1
/
+37
*
Add "verific -import -n" and "verific -import -nosva"
Clifford Wolf
2017-07-27
1
-14
/
+36
*
Improve SVA tests, add Makefile and scripts
Clifford Wolf
2017-07-27
11
-9
/
+110
*
Improve Verific SVA import: negedge and $past
Clifford Wolf
2017-07-27
1
-6
/
+49
*
Improve Verific SVA importer
Clifford Wolf
2017-07-27
1
-37
/
+58
*
Add "opt_expr -fine" feature to remove neutral bits from reduce and logic ope...
Clifford Wolf
2017-07-26
1
-0
/
+47
*
Improve Verific bindings (mostly related to SVA)
Clifford Wolf
2017-07-26
1
-110
/
+320
*
Improve "help verific" message
Clifford Wolf
2017-07-25
1
-5
/
+5
*
Add "verific -extnets"
Clifford Wolf
2017-07-25
1
-23
/
+130
*
Add "using std::get" to yosys.h
Clifford Wolf
2017-07-25
1
-0
/
+1
*
Improve "verific -all" handling
Clifford Wolf
2017-07-25
1
-26
/
+45
*
Add "verific -import -d <dump_file"
Clifford Wolf
2017-07-24
1
-6
/
+35
*
Add "verific -import -flatten" and "verific -import -v"
Clifford Wolf
2017-07-24
1
-107
/
+164
*
Add more SVA test cases for future Verific work
Clifford Wolf
2017-07-22
5
-1
/
+74
*
Add "verific -import -k"
Clifford Wolf
2017-07-22
1
-42
/
+51
*
Add error for cell output ports that are connected to constants
Clifford Wolf
2017-07-22
1
-20
/
+21
*
Add some simple SVA test cases for future Verific work
Clifford Wolf
2017-07-22
4
-0
/
+45
*
Improve docs for verific bindings, add simply sby example
Clifford Wolf
2017-07-22
5
-48
/
+89
*
Fix handling of empty cell port assignments (i.e. ignore them)
Clifford Wolf
2017-07-21
2
-0
/
+6
*
Fix "read_blif -wideports" handling of cells with wide ports
Clifford Wolf
2017-07-21
1
-3
/
+33
*
Add a paragraph about pre-defined macros to read_verilog help message
Clifford Wolf
2017-07-21
1
-0
/
+4
*
Add verilator support to testbenches generated by yosys-smtbmc
Clifford Wolf
2017-07-21
1
-3
/
+15
*
Change intptr_t to uintptr_t in hashlib.h
Clifford Wolf
2017-07-18
1
-1
/
+1
*
Merge pull request #363 from rqou/master
Clifford Wolf
2017-07-18
2
-1
/
+6
|
\
|
*
makefile: Add the option to use libtermcap
Robert Ou
2017-07-17
1
-0
/
+5
|
*
Fix build warnings for win64
Robert Ou
2017-07-17
1
-1
/
+1
|
/
*
Add $alu to list of supported cells for "stat -width"
Clifford Wolf
2017-07-14
1
-1
/
+1
*
Generate FSM-style testbenches in smtbmc
Clifford Wolf
2017-07-12
1
-5
/
+23
*
Fix the fixed handling of x-bits in EDIF back-end
Clifford Wolf
2017-07-11
1
-1
/
+0
*
Fix handling of x-bits in EDIF back-end
Clifford Wolf
2017-07-11
1
-1
/
+11
*
Add attributes and parameter support to JSON front-end
Clifford Wolf
2017-07-10
2
-7
/
+52
*
Add techlibs/xilinx/lut2lut.v
Clifford Wolf
2017-07-10
2
-0
/
+66
*
Add JSON front-end
Clifford Wolf
2017-07-08
2
-0
/
+472
*
Change s/asserts/assertions/ in yosys-smtbmc log messages
Clifford Wolf
2017-07-07
1
-2
/
+2
*
Add "yosys-smtbmc --presat"
Clifford Wolf
2017-07-07
1
-3
/
+23
*
Fix generation of multiple outputs for same AIG node in write_aiger
Clifford Wolf
2017-07-05
1
-13
/
+30
*
Add write_table command
Clifford Wolf
2017-07-05
2
-0
/
+123
*
Add Verific Release information to log
Clifford Wolf
2017-07-04
1
-0
/
+12
*
Fix some c++ clang compiler errors
Clifford Wolf
2017-07-03
1
-3
/
+3
*
Apply minor coding style changes to coolrunner2 target
Clifford Wolf
2017-07-03
2
-1
/
+1
[next]