aboutsummaryrefslogtreecommitdiffstats
path: root/tests/xilinx/dffs.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/xilinx/dffs.ys')
-rw-r--r--tests/xilinx/dffs.ys10
1 files changed, 10 insertions, 0 deletions
diff --git a/tests/xilinx/dffs.ys b/tests/xilinx/dffs.ys
new file mode 100644
index 000000000..6a98994c0
--- /dev/null
+++ b/tests/xilinx/dffs.ys
@@ -0,0 +1,10 @@
+read_verilog dffs.v
+hierarchy -top top
+proc
+flatten
+equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
+design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
+cd top # Constrain all select calls below inside the top module
+select -assert-count 1 t:BUFG
+select -assert-count 2 t:FDRE
+select -assert-none t:BUFG t:FDRE %% t:* %D