aboutsummaryrefslogtreecommitdiffstats
path: root/tests/anlogic/shifter.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/anlogic/shifter.ys')
-rw-r--r--tests/anlogic/shifter.ys10
1 files changed, 10 insertions, 0 deletions
diff --git a/tests/anlogic/shifter.ys b/tests/anlogic/shifter.ys
new file mode 100644
index 000000000..5eaed30a3
--- /dev/null
+++ b/tests/anlogic/shifter.ys
@@ -0,0 +1,10 @@
+read_verilog shifter.v
+hierarchy -top top
+proc
+flatten
+equiv_opt -assert -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
+design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
+cd top # Constrain all select calls below inside the top module
+select -assert-count 8 t:AL_MAP_SEQ
+
+select -assert-none t:AL_MAP_SEQ %% t:* %D