diff options
Diffstat (limited to 'techlibs/xilinx')
| -rw-r--r-- | techlibs/xilinx/Makefile.inc | 3 | ||||
| -rw-r--r-- | techlibs/xilinx/ff_map.v | 42 | ||||
| -rw-r--r-- | techlibs/xilinx/synth_xilinx.cc | 23 | ||||
| -rw-r--r-- | techlibs/xilinx/xc6s_ff_map.v | 126 | ||||
| -rw-r--r-- | techlibs/xilinx/xc7_ff_map.v | 78 | 
5 files changed, 219 insertions, 53 deletions
| diff --git a/techlibs/xilinx/Makefile.inc b/techlibs/xilinx/Makefile.inc index 2cf0e8e33..5f5aa5518 100644 --- a/techlibs/xilinx/Makefile.inc +++ b/techlibs/xilinx/Makefile.inc @@ -35,7 +35,8 @@ $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc7_brams_bb.v))  $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lutrams.txt))  $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lutrams_map.v))  $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/arith_map.v)) -$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/ff_map.v)) +$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc6s_ff_map.v)) +$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc7_ff_map.v))  $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lut_map.v))  $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/mux_map.v))  $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/dsp_map.v)) diff --git a/techlibs/xilinx/ff_map.v b/techlibs/xilinx/ff_map.v deleted file mode 100644 index 4571f6d5c..000000000 --- a/techlibs/xilinx/ff_map.v +++ /dev/null @@ -1,42 +0,0 @@ -/* - *  yosys -- Yosys Open SYnthesis Suite - * - *  Copyright (C) 2012  Clifford Wolf <clifford@clifford.at> - * - *  Permission to use, copy, modify, and/or distribute this software for any - *  purpose with or without fee is hereby granted, provided that the above - *  copyright notice and this permission notice appear in all copies. - * - *  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES - *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF - *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR - *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES - *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN - *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF - *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. - * - */ - -// ============================================================================ -// FF mapping - -`ifndef _NO_FFS - -module  \$_DFF_N_   (input D, C, output Q);    FDRE_1 #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .R(1'b0)); endmodule -module  \$_DFF_P_   (input D, C, output Q);    FDRE   #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .R(1'b0)); endmodule - -module  \$_DFFE_NP_ (input D, C, E, output Q); FDRE_1 #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(E),    .R(1'b0)); endmodule -module  \$_DFFE_PP_ (input D, C, E, output Q); FDRE   #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(E),    .R(1'b0)); endmodule - -module  \$_DFF_NN0_ (input D, C, R, output Q); FDCE_1 #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR(!R)); endmodule -module  \$_DFF_NP0_ (input D, C, R, output Q); FDCE_1 #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR( R)); endmodule -module  \$_DFF_PN0_ (input D, C, R, output Q); FDCE   #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR(!R)); endmodule -module  \$_DFF_PP0_ (input D, C, R, output Q); FDCE   #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR( R)); endmodule - -module  \$_DFF_NN1_ (input D, C, R, output Q); FDPE_1 #(.INIT(|1)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE(!R)); endmodule -module  \$_DFF_NP1_ (input D, C, R, output Q); FDPE_1 #(.INIT(|1)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE( R)); endmodule -module  \$_DFF_PN1_ (input D, C, R, output Q); FDPE   #(.INIT(|1)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE(!R)); endmodule -module  \$_DFF_PP1_ (input D, C, R, output Q); FDPE   #(.INIT(|1)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE( R)); endmodule - -`endif - diff --git a/techlibs/xilinx/synth_xilinx.cc b/techlibs/xilinx/synth_xilinx.cc index 83be66daa..3d92c3e2c 100644 --- a/techlibs/xilinx/synth_xilinx.cc +++ b/techlibs/xilinx/synth_xilinx.cc @@ -273,6 +273,14 @@ struct SynthXilinxPass : public ScriptPass  	void script() YS_OVERRIDE  	{ +		std::string ff_map_file; +		if (help_mode) +			ff_map_file = "+/xilinx/xc6s_ff_map.v"; +		else if (family == "xc6s") +			ff_map_file = "+/xilinx/xc6s_ff_map.v"; +		else +			ff_map_file = "+/xilinx/xc7_ff_map.v"; +  		if (check_label("begin")) {  			if (vpr)  				run("read_verilog -lib -D_EXPLICIT_CARRY +/xilinx/cells_sim.v"); @@ -435,11 +443,9 @@ struct SynthXilinxPass : public ScriptPass  		}  		if (check_label("map_ffs")) { -				if (abc9 || help_mode) { -						run("techmap -map +/xilinx/ff_map.v", "('-abc9' only)"); -						run("dffinit -ff FDRE Q INIT -ff FDCE Q INIT -ff FDPE Q INIT -ff FDSE Q INIT " -										"-ff FDRE_1 Q INIT -ff FDCE_1 Q INIT -ff FDPE_1 Q INIT -ff FDSE_1 Q INIT", "('-abc9' only)"); -				} +			if (abc9 || help_mode) { +				run("techmap -map " + ff_map_file, "('-abc9' only)"); +			}  		}  		if (check_label("map_luts")) { @@ -472,15 +478,12 @@ struct SynthXilinxPass : public ScriptPass  				run("xilinx_srl -fixed -minlen 3", "(skip if '-nosrl')");  			std::string techmap_args = "-map +/xilinx/lut_map.v -map +/xilinx/cells_map.v";  			if (help_mode) -				techmap_args += " [-map +/xilinx/ff_map.v]"; +				techmap_args += " [-map " + ff_map_file + "]";  			else if (abc9)  				techmap_args += " -map +/xilinx/abc_unmap.v";  			else -				techmap_args += " -map +/xilinx/ff_map.v"; +				techmap_args += " -map " + ff_map_file;  			run("techmap " + techmap_args); -			if (!abc9 || help_mode) -				run("dffinit -ff FDRE Q INIT -ff FDCE Q INIT -ff FDPE Q INIT -ff FDSE Q INIT " -						"-ff FDRE_1 Q INIT -ff FDCE_1 Q INIT -ff FDPE_1 Q INIT -ff FDSE_1 Q INIT", "(without '-abc9' only)");  			run("clean");  		} diff --git a/techlibs/xilinx/xc6s_ff_map.v b/techlibs/xilinx/xc6s_ff_map.v new file mode 100644 index 000000000..520a67579 --- /dev/null +++ b/techlibs/xilinx/xc6s_ff_map.v @@ -0,0 +1,126 @@ +/* + *  yosys -- Yosys Open SYnthesis Suite + * + *  Copyright (C) 2012  Clifford Wolf <clifford@clifford.at> + * + *  Permission to use, copy, modify, and/or distribute this software for any + *  purpose with or without fee is hereby granted, provided that the above + *  copyright notice and this permission notice appear in all copies. + * + *  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES + *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF + *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR + *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES + *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN + *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF + *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. + * + */ + +// ============================================================================ +// FF mapping + +`ifndef _NO_FFS + +module  \$_DFF_N_   (input D, C, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) +    FDSE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .S(1'b0)); +  else +    FDRE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .R(1'b0)); +  endgenerate +endmodule +module  \$_DFF_P_   (input D, C, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) +    FDSE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .S(1'b0)); +  else +    FDRE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .R(1'b0)); +  endgenerate +endmodule + +module  \$_DFFE_NP_ (input D, C, E, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) +    FDSE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(E),    .S(1'b0)); +  else +    FDRE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(E),    .R(1'b0)); +  endgenerate +endmodule +module  \$_DFFE_PP_ (input D, C, E, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) +    FDSE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(E),    .S(1'b0)); +  else +    FDRE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(E),    .R(1'b0)); +  endgenerate +endmodule + +module  \$_DFF_NN0_ (input D, C, R, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) +    $error("Spartan 6 doesn't support FFs with asynchronous reset initialized to 1"); +  else +    FDCE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR(!R)); +  endgenerate +endmodule +module  \$_DFF_NP0_ (input D, C, R, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) +    $error("Spartan 6 doesn't support FFs with asynchronous reset initialized to 1"); +  else +    FDCE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR( R)); +  endgenerate +endmodule +module  \$_DFF_PN0_ (input D, C, R, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) +    $error("Spartan 6 doesn't support FFs with asynchronous reset initialized to 1"); +  else +    FDCE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR(!R)); +  endgenerate +endmodule +module  \$_DFF_PP0_ (input D, C, R, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) +    $error("Spartan 6 doesn't support FFs with asynchronous reset initialized to 1"); +  else +    FDCE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR( R)); +  endgenerate +endmodule + +module  \$_DFF_NN1_ (input D, C, R, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b0) +    $error("Spartan 6 doesn't support FFs with asynchronous set initialized to 0"); +  else +    FDPE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE(!R)); +  endgenerate +endmodule +module  \$_DFF_NP1_ (input D, C, R, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b0) +    $error("Spartan 6 doesn't support FFs with asynchronous set initialized to 0"); +  else +    FDPE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE( R)); +  endgenerate +endmodule +module  \$_DFF_PN1_ (input D, C, R, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b0) +    $error("Spartan 6 doesn't support FFs with asynchronous set initialized to 0"); +  else +    FDPE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE(!R)); +  endgenerate +endmodule +module  \$_DFF_PP1_ (input D, C, R, output Q); +  parameter [0:0] _TECHMAP_WIREINIT_Q_ = 1'bx; +  generate if (_TECHMAP_WIREINIT_Q_ === 1'b0) +    $error("Spartan 6 doesn't support FFs with asynchronous set initialized to 0"); +  else +    FDPE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE( R)); +  endgenerate +endmodule + +`endif + diff --git a/techlibs/xilinx/xc7_ff_map.v b/techlibs/xilinx/xc7_ff_map.v new file mode 100644 index 000000000..f6197b78b --- /dev/null +++ b/techlibs/xilinx/xc7_ff_map.v @@ -0,0 +1,78 @@ +/* + *  yosys -- Yosys Open SYnthesis Suite + * + *  Copyright (C) 2012  Clifford Wolf <clifford@clifford.at> + * + *  Permission to use, copy, modify, and/or distribute this software for any + *  purpose with or without fee is hereby granted, provided that the above + *  copyright notice and this permission notice appear in all copies. + * + *  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES + *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF + *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR + *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES + *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN + *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF + *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. + * + */ + +// ============================================================================ +// FF mapping + +`ifndef _NO_FFS + +module  \$_DFF_N_   (input D, C, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDRE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .R(1'b0)); +endmodule +module  \$_DFF_P_   (input D, C, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDRE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .R(1'b0)); +endmodule + +module  \$_DFFE_NP_ (input D, C, E, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDRE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(E),    .R(1'b0)); +endmodule +module  \$_DFFE_PP_ (input D, C, E, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDRE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(E),    .R(1'b0)); +endmodule + +module  \$_DFF_NN0_ (input D, C, R, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDCE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR(!R)); +endmodule +module  \$_DFF_NP0_ (input D, C, R, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDCE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR( R)); +endmodule +module  \$_DFF_PN0_ (input D, C, R, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDCE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR(!R)); +endmodule +module  \$_DFF_PP0_ (input D, C, R, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDCE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .CLR( R)); +endmodule + +module  \$_DFF_NN1_ (input D, C, R, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDPE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE(!R)); +endmodule +module  \$_DFF_NP1_ (input D, C, R, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDPE_1 #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE( R)); +endmodule +module  \$_DFF_PN1_ (input D, C, R, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDPE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE(!R)); +endmodule +module  \$_DFF_PP1_ (input D, C, R, output Q); +  parameter _TECHMAP_WIREINIT_Q_ = 1'bx; +  FDPE   #(.INIT(_TECHMAP_WIREINIT_Q_)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE( R)); +endmodule + +`endif + | 
