aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/sf2/cells_sim.v
diff options
context:
space:
mode:
Diffstat (limited to 'techlibs/sf2/cells_sim.v')
-rw-r--r--techlibs/sf2/cells_sim.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/sf2/cells_sim.v b/techlibs/sf2/cells_sim.v
index 02335404b..b5438e44c 100644
--- a/techlibs/sf2/cells_sim.v
+++ b/techlibs/sf2/cells_sim.v
@@ -162,7 +162,7 @@ module ARI1 (
wire F1 = INIT[8 + Fsel];
wire Yout = A ? F1 : F0;
assign Y = Yout;
- wire S = FCI ^ Yout;
+ assign S = FCI ^ Yout;
wire G = INIT[16] ? (INIT[17] ? F1 : F0) : INIT[17];
wire P = INIT[19] ? 1'b1 : (INIT[18] ? Yout : 1'b0);
assign FCO = P ? FCI : G;