aboutsummaryrefslogtreecommitdiffstats
path: root/manual/manual.tex
diff options
context:
space:
mode:
Diffstat (limited to 'manual/manual.tex')
-rw-r--r--manual/manual.tex4
1 files changed, 2 insertions, 2 deletions
diff --git a/manual/manual.tex b/manual/manual.tex
index d6ffd95a6..c305ecb05 100644
--- a/manual/manual.tex
+++ b/manual/manual.tex
@@ -140,7 +140,7 @@ bookmarksopen=false%
\eject
\chapter*{Abstract}
-Most of todays digital design is done in HDL code (mostly Verilog or VHDL) and
+Most of today's digital design is done in HDL code (mostly Verilog or VHDL) and
with the help of HDL synthesis tools.
In special cases such as synthesis for coarse-grain cell libraries or when
@@ -158,7 +158,7 @@ by Yosys to perform advanced gate-level optimizations.
An evaluation of Yosys based on real-world designs is included. It is shown
that Yosys can be used as-is to synthesize such designs. The results produced
by Yosys in this tests where successflly verified using formal verification
-and are compareable in quality to the results produced by a commercial
+and are comparable in quality to the results produced by a commercial
synthesis tool.
\bigskip