aboutsummaryrefslogtreecommitdiffstats
path: root/tests
diff options
context:
space:
mode:
authorZachary Snow <zach@zachjs.com>2021-12-30 00:06:23 -0700
committerZachary Snow <zachary.j.snow@gmail.com>2022-01-03 08:17:46 -0700
commit207af4196b588546344db80df6cb3f77df784aaf (patch)
tree8f4ae57445302ca436d6da91c5ef9b0d3009ab00 /tests
parent8c509a5659d540dc41f6cc19ee6989fc249f519d (diff)
downloadyosys-207af4196b588546344db80df6cb3f77df784aaf.tar.gz
yosys-207af4196b588546344db80df6cb3f77df784aaf.tar.bz2
yosys-207af4196b588546344db80df6cb3f77df784aaf.zip
fixup verilog doubleslash test
- add generated doubleslash.v to .gitignore - ensure backend verilog can be read again
Diffstat (limited to 'tests')
-rw-r--r--tests/verilog/.gitignore1
-rw-r--r--tests/verilog/doubleslash.ys2
2 files changed, 3 insertions, 0 deletions
diff --git a/tests/verilog/.gitignore b/tests/verilog/.gitignore
index 34da23437..96ebe20ba 100644
--- a/tests/verilog/.gitignore
+++ b/tests/verilog/.gitignore
@@ -3,3 +3,4 @@
/run-test.mk
/const_arst.v
/const_sr.v
+/doubleslash.v
diff --git a/tests/verilog/doubleslash.ys b/tests/verilog/doubleslash.ys
index 8a51f12c2..c41673ee5 100644
--- a/tests/verilog/doubleslash.ys
+++ b/tests/verilog/doubleslash.ys
@@ -17,3 +17,5 @@ proc
opt -full
write_verilog doubleslash.v
+design -reset
+read_verilog doubleslash.v