diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-06-07 11:54:29 -0700 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-07 11:54:29 -0700 |
commit | e263bc249b905195120fbc074c6f80d03fb21cf8 (patch) | |
tree | fbd7945706f88391bfd0622d3c8dfa89cbf4f639 /tests/various | |
parent | 887df8914c64220b9f306b7d21f199fa247224fd (diff) | |
download | yosys-e263bc249b905195120fbc074c6f80d03fb21cf8.tar.gz yosys-e263bc249b905195120fbc074c6f80d03fb21cf8.tar.bz2 yosys-e263bc249b905195120fbc074c6f80d03fb21cf8.zip |
Add nonexclusive test from @cliffordwolf
Diffstat (limited to 'tests/various')
-rw-r--r-- | tests/various/muxpack.v | 13 | ||||
-rw-r--r-- | tests/various/muxpack.ys | 15 |
2 files changed, 28 insertions, 0 deletions
diff --git a/tests/various/muxpack.v b/tests/various/muxpack.v index 41dfed396..f3c25db8d 100644 --- a/tests/various/muxpack.v +++ b/tests/various/muxpack.v @@ -153,3 +153,16 @@ always @* else o <= i[4*W+:W]; endmodule + +module cliffordwolf_nonexclusive_select ( + input wire x, y, z, + input wire a, b, c, d, + output reg o +); + always @* begin + o = a; + if (x) o = b; + if (y) o = c; + if (z) o = d; + end +endmodule diff --git a/tests/various/muxpack.ys b/tests/various/muxpack.ys index dd3c143d8..7c3fe5070 100644 --- a/tests/various/muxpack.ys +++ b/tests/various/muxpack.ys @@ -163,3 +163,18 @@ design -import gold -as gold design -import gate -as gate miter -equiv -flatten -make_assert -make_outputs gold gate miter sat -verify -prove-asserts -show-ports miter + +design -load read +hierarchy -top cliffordwolf_nonexclusive_select +prep +design -save gold +muxpack +opt +stat +select -assert-count 0 t:$mux +select -assert-count 1 t:$pmux +design -stash gate +design -import gold -as gold +design -import gate -as gate +miter -equiv -flatten -make_assert -make_outputs gold gate miter +sat -verify -prove-asserts -show-ports miter |