aboutsummaryrefslogtreecommitdiffstats
path: root/tests/svtypes
diff options
context:
space:
mode:
authorKamil Rakoczy <krakoczy@antmicro.com>2020-06-09 09:53:00 +0200
committerKamil Rakoczy <krakoczy@antmicro.com>2021-01-18 17:31:22 +0100
commit61501e3266238f6c4cffafb08ed85ff86f912cf4 (patch)
tree09245d33fb087de076e5d0c6316182d84d36167f /tests/svtypes
parent09071afe15bee8d764062e9175b8f03e20ea9cb5 (diff)
downloadyosys-61501e3266238f6c4cffafb08ed85ff86f912cf4.tar.gz
yosys-61501e3266238f6c4cffafb08ed85ff86f912cf4.tar.bz2
yosys-61501e3266238f6c4cffafb08ed85ff86f912cf4.zip
Fix input/output attributes when resolving typedef of wire
Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
Diffstat (limited to 'tests/svtypes')
0 files changed, 0 insertions, 0 deletions