diff options
author | whitequark <whitequark@whitequark.org> | 2019-01-02 02:45:49 +0000 |
---|---|---|
committer | whitequark <whitequark@whitequark.org> | 2019-01-02 02:45:49 +0000 |
commit | 8e53d2e0bf3584709cd320447ad5a89a80dcfd94 (patch) | |
tree | c049d8ae6018c9efe0dec86da5bf180ae75a1bf9 /tests/opt/opt_expr_cmp.ys | |
parent | 4b9f619349e6b7452739631635ab3b5a4d94b522 (diff) | |
download | yosys-8e53d2e0bf3584709cd320447ad5a89a80dcfd94.tar.gz yosys-8e53d2e0bf3584709cd320447ad5a89a80dcfd94.tar.bz2 yosys-8e53d2e0bf3584709cd320447ad5a89a80dcfd94.zip |
opt_expr: simplify any unsigned comparisons with all-0 and all-1.
Before this commit, only unsigned comparisons with all-0 would be
simplified. This commit also makes the code handling such comparisons
to be more rigorous and not abort on unexpected input.
Diffstat (limited to 'tests/opt/opt_expr_cmp.ys')
-rw-r--r-- | tests/opt/opt_expr_cmp.ys | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/tests/opt/opt_expr_cmp.ys b/tests/opt/opt_expr_cmp.ys new file mode 100644 index 000000000..214ce8b11 --- /dev/null +++ b/tests/opt/opt_expr_cmp.ys @@ -0,0 +1,4 @@ +read_verilog opt_expr_cmp.v +equiv_opt -assert opt_expr -fine +design -load postopt +select -assert-count 0 t:$gt t:$ge t:$lt t:$le |