aboutsummaryrefslogtreecommitdiffstats
path: root/tests/errors
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-05-03 15:29:44 +0200
committerGitHub <noreply@github.com>2019-05-03 15:29:44 +0200
commit71ede7cb05ae35c90eccb80ffc413b4559ba7e60 (patch)
tree73229c3e02655a9fd3c9f2bb987f44b226d65fc7 /tests/errors
parent97423caddaafa0fbaca6f541a9c3e17f036b198b (diff)
parent6bbe2fdbf32e6335cdbecc21547e54992c3a606d (diff)
downloadyosys-71ede7cb05ae35c90eccb80ffc413b4559ba7e60.tar.gz
yosys-71ede7cb05ae35c90eccb80ffc413b4559ba7e60.tar.bz2
yosys-71ede7cb05ae35c90eccb80ffc413b4559ba7e60.zip
Merge pull request #976 from YosysHQ/clifford/fix974
Fix width detection of memory access with bit slice
Diffstat (limited to 'tests/errors')
0 files changed, 0 insertions, 0 deletions