aboutsummaryrefslogtreecommitdiffstats
path: root/tests/asicworld
diff options
context:
space:
mode:
authorJim Lawson <ucbjrl@berkeley.edu>2019-03-01 10:31:26 -0800
committerJim Lawson <ucbjrl@berkeley.edu>2019-03-01 10:31:26 -0800
commit4cce7f6967313772207448569635e6e5c6bc44ce (patch)
tree8132003faa377602a74f5ac16f9899f9b17eb8c3 /tests/asicworld
parent81abb2517c3d6e8fd2b31ff6d9d019d956a6bc14 (diff)
parent60e3c38054f10251021fa2f504ad2424da33aa1d (diff)
downloadyosys-4cce7f6967313772207448569635e6e5c6bc44ce.tar.gz
yosys-4cce7f6967313772207448569635e6e5c6bc44ce.tar.bz2
yosys-4cce7f6967313772207448569635e6e5c6bc44ce.zip
Merge remote-tracking branch 'upstream/master'
Diffstat (limited to 'tests/asicworld')
-rw-r--r--tests/asicworld/xfirrtl1
1 files changed, 0 insertions, 1 deletions
diff --git a/tests/asicworld/xfirrtl b/tests/asicworld/xfirrtl
index c782a2bd6..08bf4ccd8 100644
--- a/tests/asicworld/xfirrtl
+++ b/tests/asicworld/xfirrtl
@@ -6,7 +6,6 @@ code_hdl_models_d_latch_gates.v combinational loop
code_hdl_models_dff_async_reset.v $adff
code_hdl_models_tff_async_reset.v $adff
code_hdl_models_uart.v $adff
-code_specman_switch_fabric.v subfield assignment (bits() <= ...)
code_tidbits_asyn_reset.v $adff
code_tidbits_reg_seq_example.v $adff
code_verilog_tutorial_always_example.v empty module