aboutsummaryrefslogtreecommitdiffstats
path: root/tests/asicworld/code_hdl_models_GrayCounter.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2017-04-07 09:58:54 +0200
committerGitHub <noreply@github.com>2017-04-07 09:58:54 +0200
commit7791888703a72880679ebe8ae3bbdc63db8f00e2 (patch)
treef474149e35f09f18cc6ff701ec03c667bd76477c /tests/asicworld/code_hdl_models_GrayCounter.v
parentfcb274a5644016c4090cdfbfbd795f311a7e58f5 (diff)
parentc27dcc1e47fa00cd415893c9d3f637a5d5865988 (diff)
downloadyosys-7791888703a72880679ebe8ae3bbdc63db8f00e2.tar.gz
yosys-7791888703a72880679ebe8ae3bbdc63db8f00e2.tar.bz2
yosys-7791888703a72880679ebe8ae3bbdc63db8f00e2.zip
Merge pull request #337 from dh73/master
Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs
Diffstat (limited to 'tests/asicworld/code_hdl_models_GrayCounter.v')
0 files changed, 0 insertions, 0 deletions